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Originating in an effort to advance electronics into nanometer scale regime and 
towards higher integration, several novel electronic devices are described here for 
computation and data storage applications. These include super-self-aligned 
separately-gated double-gate transistors, a cross-coupled bipolar injection memory 
(xFET) and top/back-gate carbon nanotube transistors. Hybrid integration of silicon 
and carbon nanotube electronics are demonstrated for the first time to show a viable 
direction for future electronics to extend technology reach for new scientific and 
engineering fields. 
The Super-self-aligned separately-gated double-gate field-effect transistor 
(FET), featuring strained silicon channel, thick source-drain region and buried-
interconnected gate, have been made for both polarities n- and p-type using a novel 
approach that helps advance silicon CMOS technology to nanometer scale. All these 
features help alleviate the power consumption issues for future nanoscale CMOS 
transistor where performance degrades due to short channel effects and the loss of 
device threshold voltage control.  
A novel non-volatile memory device—xFET—is developed with several 
charge injection mechanisms to allow a variety of operational capabilities and provide 
significantly faster programming/erasing speed. Nanoseconds programming time has 
been achieved through hot electron injection. In a crossed nFET/pFET configuration, 
the new device features a four-terminal bipolar structure with a top floating gate used   
 
as the charge storage node. The silicon-on-insulator (SOI) technology in the device 
development ensures excellent CMOS compatibility.  
With techniques borrowed from silicon ULSI technology, carbon nanotube 
field-effect transistor (CNFET) with either back-gate or self-aligned top-gate structure 
has been developed to improve device performance and integration. For back-gate 
CNFET, combined analysis of device’s transient and transfer characteristics in 
contrasting environment (in air or in vacuum) show distinct ambient effects on the 
device carrier transport properties. High frequency pulse measurement is employed to 
produce intrinsic device transport properties through elimination of  hysteresis and 1/f 
noise.  
Integration of carbon nanotubes transistor on top of nMOS transistors can 
provide compact circuit components. One example—logic NOT gate is demonstrated 
in a monolithic integration of p-CNFET on top of nMOSFET. This integration scheme 
is an example that combines different technologies to make new applications possible 
on a robust silicon technology platform.   
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Chapter 1   Introduction 
The work described in this dissertation started at the turn of the 21
st century 
when silicon electronics, for the most part CMOS (complementary-metal-oxide-
semiconductor) transistors, had emerged into sub-100 nm size regime while the 
research initiative of considering novel nanometer-sized structure carbon nanotubes as 
a future transistor candidate had just kicked off. Numerous problems have been 
described by others for the continuation of pushing electronics into nanoscale. While 
the traditional CMOS technology still possesses the strong momentum of scaling into 
10s of nanometer, it nevertheless faces severe power consumption problem originating 
from short channel effect (SCE) and variety of leakage mechanisms. On the other 
hand, carbon nanotube electronics, despite its superior transport properties, is still far 
from real application due to the immaturity of technology.  Solving these problems 
requires better understandings of the fundamental device physics and accordingly 
better device designs when things are approaching physical and fundamental limits. 
Based on this argument, the thesis proposes several novel devices to address the needs 
of nanoelectronics. 
The organization of the dissertation is as follows. The first chapter establishes 
the theoretical framework for all the discussions in the following chapters. It 
introduces the background and the basics of silicon MOS transistor, floating gate 
memory and carbon nanotube field-effect-transistors as well as their potential 
problems in future development. For every individual case, a novel device is proposed 
and elaborated in detail from Chapter 2 to Chapter 4. These are strained-channel 
super-self-aligned separately gated double-gate transistor, xFET, self-aligned top-gate 
and buried back-gate CNFET. Each is self-contained for the interested reader to jump 
directly to the individual topic without referring to others. Pulsed measurement   
2 
technique is employed to study the hysteretic effect of CNFET in Chapter 4 and is 
shown to be necessary to unravel the effects induced by the environment. Chapter 5 
investigates a hybrid logic structure made of both Si MOSFET and CNFET.   
Appendix in Chapter 7 supplies supplemental materials, such as the history of modern 
electronics, detail equations derivation and process flow. If this thesis will ever be read 
by anyone other than experts in this field, then Appendix A can serve as the 
introductory and the only interesting part. It will take you through a historical journey 
to better appreciate why people care about this research and put the context in a 
chronological sequence.  
1.1  Basics of Silicon MOSFETs 
Since the era of VLSI in the early 1980s, silicon MOSFET has been the 
dominant device in the field of microelectronics due to continuous improvement of 
performance achieved through device scaling. The major components of CMOS 
technology consist of two complementary devices of opposite polarity—nMOSFET 
and pMOSFET. The basic device structure and device physics can be illustrated in the 
 
Figure 1.1 The schematic of the MOSFET structure showing the bias voltages at the 
terminals.   
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case of nMOSFET shown in Figure 1.0. This four-terminal device consisting of gate, 
source, drain and substrate contacts is surrounded and isolated with field oxide (FOX). 
The n-type device is built on p-type substrate or p-type well with heavily n
+-doped 
source and drain regions. The gate electrode placed on top of the channel is usually 
made of metal or heavily n
+-doped polysilicon material. The gate is separated from the 
channel by a very thin gate dielectric—usually thermally grown silicon oxide—to 
allow electric field modulation of the channel conduction by the gate.  The channel 
conduction takes place at the surface inversion region just beneath the gate oxide. 
When there is a positive voltage applied to the gate electrode, channel can be turned-
on with the creation of an inversion layer. Otherwise, the device functions as two 
back-to-back connected pn-diodes with leakage current in the depletion region.  
The channel electrostatics is governed by the Poisson Equation: 
where  Si ε is the dielectric constant of silicon, 
+
d N is the donor concentration, 
−
a N  is the 
ionized acceptor concentration, and p p , p n  refers to hole, electron density respectively 
in the p-substrate. For a long channel device, where 
the Poisson equation (1.1) is usually simplified to 
assuming a one-dimensional solution, where x-axis is in the direction perpendicular to 
the Si/SiO2 interface and y is in the channel direction.  
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1.1.1  Low Field Transport 
In this one-dimensional model, we assume the change of electric field in the 
channel direction is much less than that in the x-direction (Gradual Channel 
Approximation from Pao and Sah 1966) and the depletion width xd is also much less 
than the gate length L. We further assume that hole current and generation and 
recombination current is negligible compared to electron current such that the current 
continuation equation can be applied to electron current. The electron current density 
along the channel is given by
1 
n(x,y) is the electron density and  n μ  is the electron mobility. V(y) is defined as the 
quasi-fermi potential with boundary condition of V(0)=0 and V(L)=VDS. It includes 
   
y
y V
y x qn y x J n n ∂
∂
− =
) (
) , ( ) , ( μ .   (1.4) 
 
Figure 1.2 n-MOSFET energy band diagram in the direction perpendicular to the Si-
SiO2 interface in the non-equilibrium state.   
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both drift and diffusion current components: 
where i i n , φ is the intrinsic Fermi level and intrinsic electron density respectively. By 
integrating the current density in x-direction and taking into account device width W, 
we obtain the total source to drain current: 
In this equation, we use  eff μ  as the effective mobility of the device to simplify the 
integral. ) (y Qi is referred to the total inversion charge.  ) (y In   is a constant ( DS I ) 
deduced from current continuity condition. Integration of both sides of the equation 
(1.6) along the channel leads to: 
The electrostatics of the channel can be better understood in the energy band 
diagram (Fig. 1.2) in x-direction that extends from polysilicon gate region into the 
silicon substrate. From there, Si/SiO2 interface potential  s φ can be determined by the 
gate electrode potential in the following equation: 
VFB is the flat band voltage caused by the difference of Fermi level in gate and in the 
substrate. Assuming potential φ experience little change within xi (charge sheet model) 
and ignoring trapped charge, we have 
where Cox is the gate oxide capacitance and  d Q is the total depletion charge calculated 
in the region of a maximum depletion width Wdm (xd = a s Si qN / 2 φ ε ) 
2 as: 
At inversion,  s φ  also indicates the amount of the band bending at the interface: 
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with  B φ   defined as the difference between Fermi level and intrinsic level. By 
combining equations from (1.8) to (1.11) and canceling out s φ , d Q ,Cox, we obtain  i Q as: 
After the integration of i Q in equation (1.7), IDS can be expressed as a function of gate 
voltage VG and source-drain voltage VDS.  When VDS is small, the device is in the linear 
(triode) mode and IDS is simplified by keeping the lowest term in Taylor expansion to  
From this equation, we can define an important parameter which is intrinsic to 
MOSFET— threshold voltage VT: 
VT is simply the gate voltage when surface potential  s φ  reaches  B φ 2  in equation (1.11) 
for strong inversion approximation (V(y) is negligible in linear region when both VDS 
and VSB are small). The square root term in Eq. (1.14) represents contribution from 
depletion charge. As shown in Fig. 1.2,  s φ  also indicates the amount of band bending 
at the surface. However,  s φ is not always pinned at  B φ 2 .When VG is less than VT, the 
surface is in weak inversion where B s B φ φ φ 2 < < and the device is said to be in the sub-
threshold region. This is an important region especially for low-voltage and low-
power applications in memory and digital circuits and will be discussed more in detail 
in later chapters. The source-drain current IDS in this region is dominated by diffusion 
current component. Detail analytical expression of IDS
1 reveals that the current has an 
exponential dependence on VG , and such relation is usually defined in a parameter 
called sub-threshold slope:  
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This parameter has a minimum value of 60 mV/decade and is limited by diffusion 
process in carrier transport under the constraint of Poisson equation. Smaller value 
means the device has stronger electrostatic control of channel switching and therefore 
better performance. Both threshold voltage and sub-threshold slope are essential to 
determining the power and the speed of digital circuit—the two most important 
performance factors.   
The drive for higher device performance demands the miniaturization of 
device. For instance, for low-power application, the average power dissipation is given 
by 
Low power consumption requires small voltage supply VDD and in turn small VT and 
less S, both of which can be reduced by making large Cox, or in another word, smaller 
tox (Eq. 1.14 and Eq. 1.15). The benefit of device miniaturization can also be seen in 
high-speed application when considering device delay. In nMOSFET, this is the pull-
down delay for CMOS inverter to switch from VDD to (1/2)VDD and estimated as
3: 
where ISAT is the source-drain saturation current and is inversely proportional to gate 
length L. Obviously, smaller L gives higher ISAT and therefore shorter delay. How to 
reduce device dimensions while maintaining proper operation of MOSFET is 
governed by the scaling theory for device design. In this theory, Poisson equation (1.1) 
is kept invariant under the transformation of device parameters:  
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1.1.2  Short Channel Effect 
As MOSFET dimensions continuously scale down towards ULSI level, various 
problems have emerged, among which short-channel-effect (SCE) is the most 
prominent one.  The threshold voltage VT  decreases along with reduced channel 
length—commonly referred to threshold voltage roll-off. This is because when 
channel length L is comparable to the channel depletion width, the field pattern in the 
depletion region is rather two-dimensional and cannot be approximated by the 1-
dimensional model in equation (1.3). In sub-threshold regime (weak inversion), Na is 
the dominant charge component in the depletion region and the more appropriate two-
dimensional Poisson equation is: 
The contribution of electric field in the y-direction reduces the effective channel 
electrostatic charge control gained from the gate terminal (in x-direction). This can be 
seen by defining  ′
a N  as derived from Eq. (1.22): 
Since  ′
a N is smaller than a N , VT is reduced (Eq. (1.14)) for short channel device—
known as VT roll-off. Severe SCE leads to increased off-current and even carrier 
punch-through from the source to the drain with high electric field penetration. Rather 
than only affecting the ends of the channel in long channel device, such field 
penetration can reach the middle of the channel and cause drain-induced potential 
barrier lowering (DIBL) between the source and drain in short channel device during 
off state.  Better device designs are aimed at regaining the effective channel 
electrostatic control by gate electric field and improved control of VT. These include 
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SOI MOSFET, particularly double-gate/back-gate MOSFET, which will be the main 
topic of Chapter 2.   
1.1.3  High Field Transport 
When VDS is smaller than VG, the MOSFET operates in linear region as shown 
in Fig. 1.3(a). Under the assumption of V(y) being much smaller than ) 2 ( SB B V − φ , the 
simplification of expression of inversion charge  i Q  by keeping the two lowest terms in 
Taylor expansion gives : 
It shows that  i Q at the drain side will diminish when the second term of Eq. (1.23) 
becomes bigger. When the drain voltage VDS=V(y=L) increases to the value VSAT that 
nulls i Q , the device is at the onset of saturation (Fig. 1.3(b)). Beyond that, the length of 
inversion channel decreases, so IDS saturates and no longer increases with VDS. (Fig. 
1.3(c)). This is called pinch-off. The 1-dimensional Poisson equation assumed from 
gradual channel approximation in low field transport will no longer hold valid, nor 
will equation (1.23).  Due to stronger field penetration in short channel device, drain 
current saturation happens at even lower drain voltage. The direct reason is carrier 
velocity saturation in high field region beyond pinch-off point. 
) ( ) ) 2 ( 2 / ( ) ( ) ( y V C V qN V V C V Q OX SB B a Si T G OX i + − + − − = φ ε .     (1.23) 
 
 
Figure 1.3 (a) n-MOSFET operated in the linear region. (b) n-MOSFET operated at 
the onset of saturation. (c) n-MOSFET operated beyond saturation.    
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  As channel gets shorter and shorter, lateral field Ey increases as a result. Under 
such high electric field, carrier experiences more scattering and that causes carrier 
momentum relaxation time varies inversely with Ey 
 4. This implied that velocity will 
no longer increase linearly with Ey but saturate at a large value of Ey. Traditional 
Ohm’s Law ( E v μ = ) starts to break down. Constant effective mobility in low field 
becomes field dependent in high field and decrease due to increased scattering. 
Because this strong 2-D effect in short channel device leads to rapid potential variation 
throughout the channel, velocity saturation is harder to achieve on the source end 
which presents a bottle-neck for maximum current.  
  When the gate length of MOSFET is in the 10’s of nanometer, our traditional 
understanding of device physics in classical regime should be modified by 
 
 
Figure 1.4 Schematics of (a) impact ionization near the drain edge of low channel 
doping transistor, (b) band-to-band-tunneling near the drain edge of high channel 
doping transistor, (c) gate-induced-drain leakage current caused by band-to-band-
tunneling. Band diagrams of (d) avalanche multiplication of carriers by impact 
ionization and (e) band-to-band-tunneling of carriers at the reversely biased p-n 
junction at the drain edge, and (f) injection of hot electron from silicon into silicon 
dioxide via (1) thermionic emission and (2) quantum tunneling (after Ning).   
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understanding of mesoscopic carrier transport. Here the source-drain terminal is so 
close to each other that drift-diffusion current model should be replaced by finite 
carrier scattering model to account for near ballistic transport in nanoscale transistors. 
In such case, carriers experience very few scattering in transport and carrier mobility 
is not applicable any more. Transport under such condition is called off-equilibrium or 
non-local transport where carriers are not in thermal equilibrium with silicon lattice. 
For example, near the drain, they can acquire higher energy so that their temperature 
Tc is above lattice temperature TL, and they are referred to as hot carriers. In such a 
case, carrier velocity can exceed saturation velocity of long dimensions, commonly 
known as velocity overshoot.   
Near the drain end where electric field exceeds 
5 10 5× V/cm in that reversely 
bias p-n junction, hot carriers in the device causes breakdown in MOSFET through 
impact ionization (Fig. 1.4(a)). In his lucky-electron model, Shockley
5 has described 
impact ionization as some “lucky” electron avoids collisions to accelerate in a very 
short distance (accelerate ballistically at high electric field) out of an even distributed 
cloud of charge carriers. Once such electron collides with a valence band electron and 
excites it to conduction band, a high-energy hole is left behind in the valence band 
together with two energetic electrons in the conduction band. Such electron-hole 
generation can continue to cause carrier avalanche multiplication (Fig. 1.4(d)) that 
lead to a large amount of avalanche hot electrons (AHE) or hot holes (AHH). This is a 
hard breakdown, as opposed to the soft breakdown. In soft breakdown, the slope of 
band bending becomes even steeper (Fig. 1.4(e)), so that electron or hole can tunnel 
through a thin potential barrier without being generated by the “hot” carriers. So these 
electrons can be “cold”. This band-to-band-tunneling (BTBT) happens when electric 
field approaches 10
6 V/cm and the impurity concentrations on both sides of the 
junction are sufficiently high. It was first observed in Zener diode, and therefore is   
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also called Zener breakdown. In short channel MOSFET with high channel doping 
(often with halo doping), this can be a serious leakage factor (Fig. 1.4(b)). In another 
case of so called GIDL (gate induced drain leakage)
6, band-to-band-tunneling can be 
caused by field crowding (narrowing of depletion layer and increase of electric field) 
when MOSFET without high channel doping is under strong off-state bias, for 
example, VG<<0V for n-channel transistor with VDS>0V (Fig. 1.4(c)). Ning
7 extended 
Shockley’s model to explain the emission of hot electron from silicon into silicon 
dioxide (Fig. 1.4(f)). Dubbed as the channel hot-electron (CHE) injection indicated by 
path (1) in Fig. 1.4(f), these hot electrons in the channel have enough energy to 
surmount the potential barrier of Si-SiO2 interface (~3.1 V),. Otherwise, the alternative 
path (2) for electrons that do not have the required energy is quantum tunneling into 
the conduction band of silicon dioxide. Such process is called Fowler-Nordheim (F-N) 
tunneling. Avalanche breakdown supplies a large amount of hot carriers (both electron 
and hole) at the gate-to-drain overlap region. Both types of the hot carrier can be 
injected into the gate oxide and cause permanent damage to the device. On the other 
hand, the mechanisms leading to device damage also form the basis of operation in 
another important device category—silicon nonvolatile memory (NVM). 
1.2  Silicon Memories 
Semiconductor memories are indispensable counterparts to logic devices in the 
world of modern computation and communication system. The importance of 
developing high-performance memories cannot be overly emphasized. Due to the 
success of modern silicon VLSI technology, silicon memories integrated in CMOS 
compatible platform have become ubiquitous. Silicon memories are generally divided 
into two main categories—volatile and nonvolatile memories. Information can be   
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stored and retained in volatile memory only when the power is on, while nonvolatile 
memory has retention time of more than 10 years in the power-off state.  
1.2.1  Volatile Memories 
The major volatile memories are DRAM (Dynamic Random Access Memory) 
and SRAM (Static Random Access Memory). They are the widely used 
semiconductor memories in computer system. The main benefit of these volatile 
memories is their fast read/write time and random access. They are commonly used 
for RAM to provide fast access to arbitrary element in memory array. DRAM consists 
of one transistor connected with a capacitor to provide highly dense memory. Its 
read/write time is in the order of 50 -100 ns. SRAM provides faster read/write time (~ 
2-10 ns) than DRAM but is compromised by its 6-transistor size that make it less 
dense and more expensive. Therefore, SRAM is used for applications that demand 
highest performance such as memory cache on computer chip and DRAM is put off-
chip to provide high capacity but access at moderate speed.  
1.2.2  Nonvolatile Floating Gate Memories 
The earliest form of nonvolatile memory (NVM) used is in ROM (Read Only 
Memory) where permanent change is introduced into memory cell structure during 
manufacture to provide open-circuit (fuse) or short-circuit (anti-fuse). Later on, such 
change could be introduced during a “programming step” and so comes the PROM 
(Programmable Read Only Memory) that allow the user to blow the fuse. Only when 
EPROM (Erasable Programmable Read Only Memory) based on a floating 
polysilicon-gate transistor was invented did NVM start achieving accelerating 
development (higher density and better performance) catalyzed by silicon MOS 
technology. A major development in the evolution of NVM is the invention of 
EEPROM (electrically erasable PROM) that eliminates the drawbacks of non-  
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selectivity and inconvenience of ultraviolet erasing technology inherent in PROM. Its 
in-circuit reprogrammability and byte-erase capability provide significant advantages 
over previous technologies. The memory cell of EERPOM is made of two silicon 
transistors—a select transistor and a floating gate memory transistor that is the storage 
cell. Compared with EPROM, EEPROM nevertheless suffers from its drawback of 
much lower density due to not just its relatively larger memory cell size, but also the 
space taken by charge pumps for high voltage operation and circuitry for byte-erasure. 
This problem was overcome by a new technology called “flash” memory that allow 
sector or block erasure rather than word erasure at a time. This technology 
significantly increases the memory density and reduces the cost/bit to make them 
comparable to that of DRAM.  
  Most of these memories are based on the polysilicon floating-gate technology 
that allows charge to be injected or tunneled into the isolated storage medium—
floating gate. Further technology development has also employed nitride-oxide 
interface as charge storage medium to make MNOS (metal-nitride-oxide-silicon) 
memory and SONOS (silicon-oxide-nitride-oxide-silicon)  memory. In both 
technologies, memory state is sensed and altered by changing the transistor threshold 
voltage that is affected by the amount of charge in the storage medium. Various 
alternative memory technologies have been developed or are being developed 
including MRAM (Magnetic RAM), FeRAM (Ferroelectric RAM), and phase change 
memory. However, lack of maturity or incompatibility with CMOS technology makes 
them currently less popular than the two previous memories. In the following part, we 
will focus on floating-gate memory device and elaborate its programming/erasing 
mechanisms.  
  Floating gate transistor used for nonvolatile memory was first proposed by 
Kahng and Sze in 1967
8. The idea is based on modifying a conventional MOSFET to   
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include an isolated (floating) gate as charge storage in the gate stack. The stored 
charge gives rise to threshold voltage shift in transistor. The device is programmed 
when it is in high-threshold state and erased if in low-threshold state. The charge 
injection is accomplished by tunneling across a very thin (~ 5 nm) insulator layer into 
a floating metal gate in the original idea. Since then, various device structures have 
been made. In 1971, Frohman-Bentchkowsky proposed a device structure called 
FAMOS
9  (Floating-gate  Avalanche-injection Metal-Oxide-Semiconductor) using 
avalanche injection, as opposed to tunneling, to benefit from a thicker oxide that can 
be used. This is a p-channel device with an isolated polysilicon gate separated by a 
100 nm thick silicon dioxide from the channel. The programming mechanism was 
based on avalanche hot electron injection from the reversed biased p-n junction near 
the drain and is elaborated in Fig. 1.5. The capacitive coupling between the floating 
gate and the drain electrode (negative biased) produce an electric field in the oxide to 
cause some generated hot electrons to drift toward the floating gate. On the other hand, 
in an n-channel device, positive drain bias favors hot-hole injection but is much less 
efficient due to larger effective mass and higher injection barriers for holes. One of the 
drawbacks of this structure is its inefficiency of injection process which requires a 
high voltage (>30 V) to initiate avalanche breakdown. Furthermore, there is no 
electrical erasing mechanism available other than UV or X-ray radiation. 
 
 
Figure 1.5 Schematic cross section of FAMOS structure. Avalanche is initiated near 
the drain junction (after Frohman-Bentchkowsky).  
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  Further development involved additional control gate (CG) on top of floating 
gate to improve injection efficiency by enhancing electric field and provide bit level 
erasing capability. Such device that is based on an n-channel MOSFET is illustrated in 
Fig. 1.6(a) with three energy band diagrams showing the charging and discharging 
mechanisms. Charging of the device can be achieved through either (1) hot carrier 
injection (HCI) or (2) Fowler-Nordheim tunneling. Hot carriers can be generated by 
channel hot electron (CHE), impact ionization (avalanche) or band-to-band-tunneling 
(BTBT). For example, CHE injection is initiated by an application of a positive 
voltage larger than VDS to the control gate (CG) to assist the injection and tunneling of 
electron into the floating gate (Fig. 1.6(b)). Alternatively, a large positive bias is 
applied to the control gate while keeping the source/drain terminal grounded to cause 
 
                                 
Figure 1.6  (a) Stacked-gate memory capacitive model and three energy band 
diagrams showing (b) CHE injection and quantum tunneling, (c) electron injection 
by F-N tunneling and (d) electron discharge by F-N tunneling.   
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F-N tunneling from the channel into the floating gate (Fig. 1.6(c)). This process can be 
reversed so that electrons stored in the floating gate can be tunneled back into the 
channel (Fig. 1.6(d)). The programming time is typically on the order of 10 μs for 
CHE injection and 10 ms for F-N tunneling. 
The detection of the charge in the floating gate is sensed by monitoring the 
threshold voltage of the device, which is given by adding an additional term QFG/Cox 
to the expression of VT of MOSFET in Eq. (1.14) (substrate is grounded): 
By changing the amount of charge QFG in the floating gate, we can set device in either 
high-threshold state or low-threshold state: 
Following the capacitive partitioning, the floating gate voltage is given by (see 
Appendix B): 
In FAMOS, this floating gate voltage can be derived in a similar manner: 
One may notice that the inter-poly oxide between floating gate and control gate is 
thicker than the thermal oxide between floating gate and channel. This is because the 
tunneling which helps charge transport from the channel into the floating gate can also 
cause electrons to tunnel from the floating gate into the control gate. So inter-poly 
oxide is made thicker to prevent this potential charge leak out. Reduction of the 
thickness of thermal oxide is limited to ~ 6 nm (calculated from direct tunneling limit) 
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to ensure reliability. When channel length is scaled to sub-100 nm, relatively thick 
gate stack and higher drain bias (2 V compared to 1 V in MOSFET) can cause severe 
short channel effects in a memory cell. Therefore, floating gate transistor scales more 
poorly than conventional CMOS transistors.  
1.3  Basics of Carbon Nanotube Electronics 
1.3.1  Band Structure of Single-walled Carbon Nanotube 
Although carrier transport theory is usually approximated using 1-D Poisson 
equation in MOSFET, the reality is never as ideal. Even for long channel devices, the 
inversion charges are 2-D carriers confined in one dimension near the Si/SiO2 
interface. If charge can be confined in two dimensions, then we can have the true 1-D 
transport. Such a nanostructure is referred to as 1-D quantum wire. Two well-known 
examples are semiconductor nanowire and carbon nanotube. They have been used in 
field effect transistors. Here we focus on carbon nanotube field-effect transistor 
(CNFET). 
 
Figure 1.7 (a) Real space graphene lattice with the basis vectors 1 a
r
, 2 a
r
 and a unit cell 
boxed; (b) The basis vectors  1 b
r
and 2 b
r
in reciprocal space of the first Brillouin zone 
with two sets of inequivalent Fermi points; (c) graphene sheet rolled up into tube 
(drawn as armchair nanotube) of radius r and with chiral vector c
r
and tube axis 
vectora
r
.   
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Since its discovery in early 1990s, carbon nanotube
10  has attracted intense 
interest of scientific research due to its remarkable electronic, mechanical and thermal 
properties
11. The electronic properties of single-walled nanotube can be derived from 
that of graphene sheet which can be rolled up to form a nanotube (Fig. 1.7(c)). The  
hexagonal lattice of graphene can be constructed by translating a two-atom unit cell 
with two basis vectors  ] ) 2 / 3 ( ) 2 / 3 [( 0 1 y x a a
r r r
+ = and ] ) 2 / 3 ( ) 2 / 3 [( 0 2 y x a a
r r r
− =  (Fig. 
1.7(a)), where a0 is the lattice constant for graphene. In this hexagonal plane, each 
carbon atom forms a sp
2 bonding with three other nearest neighboring carbon atoms. 
This strong sp
2 bonding is made up of one s orbital (2s) and two of the three p orbitals 
(2px and 2py), which lead to sturdy mechanical properties. The remaining p orbital 2pz 
coupled weakly to the in plane orbitals, forms the so-called π bond and contributes 
mainly to the electronic properties of graphene. With tight-binding approximation 
model, E(k) relation for graphene can be calculated
11as  
where  eV E 0 . 3 0 ≈  is the C-C bonding energy. It is interesting to see that conduction 
band (indicated as plus sign) has a mirror image of its valence band (indicated as 
negative sign) from this equation. In contrast to silicon, this implies a similar effective 
mass for both electron and hole transport. Carrier transport is determined mainly by 
energy band structure near the Fermi level. For graphene, there are two sets of 
inequivalent Fermi points (1, 3, 5) and (2, 4, 6) of vanishing band gap in the first 
Brillouin zone of its reciprocal lattice (Fig. 1.7(b)).  
When graphene sheet is rolled up into a nanotube (Fig. 1.7(c)), then the 
allowed values of k
r
 in the direction of roll-up (c
r
) are quantized by the boundary 
condition enforced around the circumference of the tube,  n c k ⋅ = ⋅ π 2
r r
,  ⋅ ⋅ ⋅ = 3 , 2 , 1 n . 
This results in many 1-D subbands represented by dashed lines in Fig. 1.8 assuming ky 
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as the direction of roll-up perpendicular to tube axisa
r
. Vector c
r
is usually referred to 
as chiral vector that can be specified by two real space basis vectors 1 a
r
 and  2 a
r
 as 
2 1 a j a i c
r r r
+ = , ⋅ ⋅ ⋅ = 3 , 2 , 1 , j i . Combined with the boundary condition given earlier, it 
can be calculated that
11 if  3 / ) ( = − n j i  is satisfied, we then have a metallic tube with 
dashed lines crossing the Fermi point, otherwise, a semiconducting tube with a 
bandgap shown on its energy dispersion function along the tube axis a
r
(kx in Fig. 1.8).  
We are mostly interested in the band structure near the Fermi points to 
understand the electronic properties of nanotube. By carrying out Taylor expansion 
around the Fermi Point 1 (0, 0 3 3 / 4 a π ) of reciprocal lattice in Fig. 1.8, we can derive 
a simple expression of E(k) relation from Eq. 1.28 (see Appendix C for detail 
derivation),  
If the nanotube is metallic, satisfying 3n=i-j, Eq. (1.29) indicates a linear dispersion 
relation. For semiconducting tube, E(k) plot is the cross section of energy dispersion 
cone intersected by the dashed line of  r j i n ky 3 / )] ( 3 [ − − = . Being further away from 
the Fermi point for the dashed line can lead to larger energy bandgap at 0 = x k . The 
 
Figure 1.8  The first Brillouin zone of carbon nanotube with dashed lines 
representing quantized value of k in the roll-up direction ky and the cone of E(k) 
relation drawn at the Fermi point 1. (a) metallice tube with dashed line crossing Fermi 
point and (b) semiconducting tube without dashed lines crossing Fermi point. 
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energy bandgap of the first subband (when 1 ) ( 3 = − − j i n ) can be derived from Eq. 
(1.29) as  
1.3.2  Single-walled Carbon Nanotube FET 
  When seminconducting nanotube is made to form the channel of field effect 
transistors, depending on device interfaces, it can be MOSFET-like transistor or 
Schottky barrier transistor (Fig. 1.9). Due to the difference of work function between 
metal contacts and nanotube, a Schottky barrier formed at the metal-nanotube 
interface induce band bending and polarization charge which lead to doping of the 
nanotube near the interface. In reciprocal space of hexagonal lattice (Fig. 1.7(b)), 
doping causes Fermi level to move away from EF=0 eV to positive (electron doping) 
or negative (hole doping) value and those Fermi points enlarge into circle in extended 
brillouin zone. The work function of single-walled nanotubes (from vacuum level to 
eV
nm r r
E a
Eg ⎟ ⎟
⎠
⎞
⎜ ⎜
⎝
⎛
≈ =
) (
4 . 0 0 0
.
              (1.30) 
 
Figure 1.9  (a) MOSFET-like CNFET with doped source/drain regions at the gaps of 
A and A’; (b) Schottky barrier CNFET with metal source/drain. Schematics of energy 
band diagram for (c) MOSFET-like CNFET and (d) Schottky barrier CNFET.    
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midgap) are generally in the range from 4.6 eV to 5.05 eV 
12,13. For commonly used 
contact metals (Au, Pd, Pt, Ti), the work functions are aligned a little closer to the 
valence band of nanotube ( 5.1 eV for Au, 5.1 eV for Pd, 5.7 eV for Pt, and 4.3 eV for 
Ti) than conduction band. However, CNFETs measured in air exhibit mostly p-
channel behavior, some ambipolar and very few has n-type behavior. It is suggested 
that oxygen molecules play an important role of modifying the Schottky barrier height 
at the interface to cause metal Fermi level to line up much closer to the valence band 
of nanotube
14. For self-aligned device structure (Fig. 1.9(b)) with metal-nanotube 
interface positioned very close to or covered by the gate (with thin gate dielectric), it 
functions as Schottky barrier transistors and is usually made with very short channel 
length
15. When there are gaps between contact interface and channel (Fig. 1.9(a)), the 
extending region of the tube can be doped to form either n-channel or p-channel 
transistors
16. The doping techniques include electrostatic doping by contact or back 
gate
17,18 and chemical doping by potassium
19.    
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Chapter 2   Silicon Back-Gate/Double-Gate FETs 
2.1  Introduction to SOI MOSFET 
Since early 1990s, silicon-on-insulator (SOI) CMOS technology has become 
increasingly important in the evolution of CMOS technology because it offers a 20-
35% performance gain over bulk CMOS
20 in the deep sub-micron regime. As we have 
discussed earlier in Section 1.1.2, severe SCE is limiting the continuing scaling of 
MOSFET. Power consumption and speed are major concerns. In this section, we will 
focus on how SOI technology helps reduce these problems. 
SOI CMOS is made on a silicon layer separated from the substrate by a thick 
(100’s nm) oxide layer called BOX (buried oxide). Depending on the silicon layer 
 
Figure 2.1 Schematics of (a) partially depleted (PD) and (b) fully-depleted (FD) SOI 
MOSFETs and their associated energy band diagram along vertical direction.   
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thickness and channel doping concentration, there are two types of SOI (1) partially-
depleted (PD) SOI and (2) fully-depleted (FD) SOI. The maximum depletion width at 
the onset of inversion is given in Section 1.1.1 (Wdm= a s Si qN / 2 φ ε assuming n-
channel) as a function of doping concentration Na. The Fermi potential s φ at the 
channel silicon surface is also determined by Na through the relation 
of ) / ln( ) / 2 ( 2 i a B S n N q kT = = φ φ . For 
17 10 = a N ,  Wdm is about 100 nm. Counting 
both front and back silicon interfaces, if the silicon layer thickness is more than 2Wdm, 
the MOSFET is a PD SOI device; otherwise, a FD SOI device. A more stringent 
requirement specifies the silicon layer thickness to be less than Wdm for FD device. 
For PD devices, front depletion region is de-coupled from the back depletion 
region and there is a neutral region in between (Fig. 2.1(a)). Without a body contact, 
the device body potential VB is not tied and is so called “floating body”.  There are two 
parasitic effects associated with such device. One is the presence of an embedded 
bipolar transistor (n-p-n) between the source and the drain beneath the front channel 
with an open base.  The other is the “kink effect” appearing on the device output 
characteristics when body potential is influenced by the collection of holes when 
impact ionization occurs near the drain. Both of them have their origins in the 
charging/discharging of the floating body whose potential is affected by the capacitive 
coupling and currents from the source/drain. With an undetermined VB, from equation  
(1.14) we know device threshold voltage VT is unstable. On the other hand, if with a 
body contact, PD devices behave exactly like bulk devices.  
The floating body is absent in FD SOI MOSFET so that it eliminates those 
associated side effects in PD devices. Several benefits gained in device performance 
are summarized as follows:    
(1) The area junction capacitances including source/drain to substrate (Fig. 
2.1(a)) and source/drain to well are reduced in FD devices with capacitances of the   
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buried oxide (Fig. 2.1(b)) an order of magnitude smaller. Such improvements favor 
high-speed and low-power operation. 
(2) Such device structure enables complete physical device separation without 
the use of field separation (n-well/p-well) in bulk CMOS. This eliminates the latch-up 
problem and offers higher density integration. 
(3) Since the channel depletion width is limited by the physical thickness of the 
silicon layer that suppress 2-D effect of short channel device, better confinement of 
carriers results in better SCE, better scaling potential and higher carrier mobility due 
to less scattering with higher momentum relaxation time.   
(4) Lower body factor of FD device leads to nearly ideal sub-threshold slope 
and therefore lower drain voltage used. 
The body factor of MOSFET determines how strongly the gate voltage VG 
couples to the channel surface potential S φ . The stronger the coupling, the better the 
channel electrostatic control by the control gate—better sub-threshold slope. Therefore, 
the factor can be determined from the equivalent capacitor network outlined in Fig. 2.2. 
For bulk device and PD SOI (treating the neutral region as a virtual ground), the body 
factor is defined as  S G V φ ∂ ∂ /,  
S φ
VG
1 s φ
VG1
Cox
CD 2 s φ
Cox1
Cox2
Csi
2
2
ox si
ox si
C C
C C
+
⋅
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Figure 2.2 Equivalent capacitive division network of (a) bulk or PD SOI device (b) 
FD SOI device. 
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Similarly, for FD SOI, the body factor can be derived to be 
This parameter gives rise to sub-threshold slope in bulk device by equation (1.15), 
where  
In the ideal case, it is b=1 that gives a 60 mV/dec sub-threshold slope. For FD SOI, b 
is mainly determined by the BOX capacitance COX2, which is much smaller than the 
silicon film capacitance Csi and the front-gate oxide capacitance COX1. So b is close to 
1 in FD SOI that has a much better S value than bulk devices and PD SOI.  
  For FD SOI, front channel surface potential  1 S φ is coupled to the back gate bias 
VG2 through back channel surface potential  2 S φ . This implies that the front channel 
threshold voltage can be tuned by the back gate bias. Their relation can be solved by 
integration of one-dimensional Poisson’s equation Si a qN x ε φ / /
2 2 = ∂ ∂ (considering 
only depletion charge density Na) along film thickness
21. However, there are two 
extreme conditions where VT stops varying with VG2 if there is sufficient sheet charge 
at the back interface to screen out back gate electric field. This happens if back 
channel is in inversion mode (minority carriers) or accumulation mode (majority 
carriers). In inversion mode, the back channel surface potential  2 S φ is pinned at 
B φ 2 with strong inversion approximation, while 2 S φ is pinned at approximately 0 V in 
accumulation mode considering no band bending of  S φ  at the start of accumulation 
(see band diagram in Fig. 1.2). In between these two cases, the silicon film is in 
depletion mode and  2 S φ varies with VG2 and so does VT, whose dependence on VG2 can 
simply be derived from the capacitive division network in Fig. 2.2(b), 
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The complete relation between VT and VG2 is summarized in Fig. 2.3. 
  FD SOI dose not always have advantages over PD SOI. For FD SOI, the front 
threshold voltage is influenced by the back gate bias through back surface potential 
pinning. In additional to that, we know from Eq. (1.14) that VT also depends on the 
total amount of depletion charge. In both bulk and PD SOI, the depletion charge is 
proportional to the depletion width. However, in FD SOI, since the silicon film 
thickness is less than the maximum depletion width at inversion, the whole depletion 
charge is set by the film thickness tsi as si a dep t qN Q = . This can cause VT to be sensitive 
to tsi and lead to VT spread among devices. When silicon film becomes too thin, the 
source drain contact become very difficult to fabricate and induce very large series 
resistance. It has also been found
22 that FD SOI has a poorer DIBL performance than 
VG2
VT
Back accumulation
Back inversion
Back depletion
 
Figure 2.3 Theoretical dependence of threshold voltage VT on back gate bias VG2 for 
FD SOI MOSFETs. (After Lim) 
 
Figure 2.4 Electric field lines penetrate into the back channel in (a) FD SOI device, but 
terminate at the back gate of (b) double-gate/back-gate device.   
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PD SOI due to the electric field coupling from the source drain to the back channel 
potential that changes  2 S φ (Fig. 2.4(a)). One possible solution is to scale down the 
buried oxide thickness and to use substrate back-gate to terminate the electric field 
lines. There may be a tradeoff of larger body factor that can affect channel sub-
threshold slope. In order to retain all the benefits of FD SOI without incurring these 
drawbacks, a better device structure design is needed. Many novel device 
structures
23,24, ranging from multi-gate SOI transistors to Gate-all-around have been 
proposed to provide further performance enhancement. 
2.2  Back-gate/Double-gate FET 
  By inserting an individual conducting layer underneath the back channel in the 
BOX, one can effectively terminate the source/drain electric field (Fig. 2.4(b)). This 
requires the back-gate oxide to be very thin (not more than twice the thickness of the 
front gate oxide) to provide effective screening. Such back-gated FET is also called 
ground plane FET
25 that allows tuning of device V T with individual back-gate. This 
becomes extremely useful to control short-channel devices which suffer from VT 
variation due to random dopant fluctuation
26  and thickness variation in FD SOI 
devices. The back-gate however still increases the body factor that impedes achieving 
the ideal sub-threshold slope.   
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When both gates (front and back gate) are tied together for a double-gate mode 
operation in FD SOI device, they shield the channel from both sides and modulate the 
channel simultaneously to provide an almost ideal sub-threshold slope. Double-gate 
FET (DGFET) was first introduced by Sekigawa
27 in 1984. Since then, its advantages 
have been pointed out in numerous papers
23,24,28,29. Body factor is negligible for very 
thin silicon device, so there is no tradeoff between suppressing short channel effects 
(higher DIBL and VT roll-off) and improving sub-threshold slope. When silicon body 
 
Figure 2.5 (a) Illustration of four different alignment conditions for back-gate 
transistor with nominal gate length of 50 nm: 1) self-aligned back-gate, 2) oversized 
self-aligned back gate with 9 nm overlap with both source and drain, 3) shift-to-drain 
misalignment, and 4) shift-to-source misalignment. Comparison of capacitance 
between bulk device and various back-gate devices: (b) simulated junction 
capacitance as a function of gate length and (c) simulated back-gate to drain 
capacitance as a function of drain voltage.   
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becomes thin enough, inversion isn’t limited to the Si/SiO2 interface and the whole 
potential φ across the silicon layer moves with the gate voltage VG. This is called 
volume inversion
30. It provides enhanced current drive not only by increasing current 
density but also by improving carrier mobility. However, it has poorer gate control due 
to larger charge separation. By solving Schrodinger equation and Poisson equation in 
this thin body silicon channel
31, we know carrier density populates away from 
boundary (Si/SiO2 interface) therefore reducing surface scattering in carrier transport. 
In addition to this, the carrier mobility is further improved by the employing an 
undoped channel that diminishes Coulomb scattering from ionized dopant impurity. 
This low channel doping also relieves the band-to-band tunneling (from drain to body) 
leakage current. In conclusion, the benefits of maximum channel electrostatic control 
to suppress SCE, enhanced current drive and effective leakage control give DGFET a 
scaling potential two times
28 better than traditional bulk devices.  
The challenge in DGFET comes from fabricating the ideal device structure. 
This means perfect front-gate and back-gate alignment and thick source/drain fan-out 
to limit source/drain series resistance increase. Misalignment of the two gates can 
cause unwanted parasitic capacitance between different terminals to induce additional 
gate delay that hamper the speed of CMOS digital circuit. The study
32 on  the 
requirement of gate alignment shows that the misalignment should be restricted to 
within 1/4 of the gate length to insure immunity to SCE. The penalties of the parasitic 
capacitance for different back-gate devices and bulk device are shown in Fig. 2.5. 
Unlike bulk device, the junction edge capacitance of back-gate SOI transistors (mainly 
back-gate to source/drain capacitance) scale almost constantly with gate capacitance 
for short channel device due to the elimination of most of the area junction 
capacitance in bulk device. For gate length smaller than 30 nm, junction capacitance 
of bulk devices can even exceed gate capacitance. For the same reason, back-gate to   
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drain capacitance doesn’t vary too much with drain bias for back-gate SOI transistor. 
Among these, the worst case is for back-gate with misalignment shift to the drain. If 
misalignment is unavoidable, studies
32,33  have shown that it is better to have an 
oversized back-gate. 
2.3  Super-self-aligned Back-gate/Double-gate Planar Transistor 
To achieve the maximum performance gained in both back-gate and double-
gate transistors, an ideal transistor structure should be considered: 1) perfect alignment 
between the front and the back gate; 2) thin silicon body and 3) thick source/drain fan-
out. Since 1990s, many embodiments of such device structures
34,35,36,37,38,39,40  have 
been attempted with various complexities in fabrication technology, which make the 
implementation of ideal double-gate FET (DGFET) structure still a challenge. Most of 
these implementations have issues that make them unsuitable for industrial 
manufacturing. We present a reliable and reproducible approach to achieving an ideal 
device structure Our unique approach include combination of silicon CMOS front-end 
innovative processing technologies featuring wafer bonding, sidewall (oxide and 
nitride) spacer formation, solid-state junction diffusion and multi-stage chemical 
mechanical polishing for wafer level planarization. It effectively eliminate the 
complexities and disadvantages in prior work including non-self-aligned structure in 
Ref. 38 and 40, unreliable wet etching step to achieve self-alignment in Ref. 35 and 39,  
rough Si channel in Ref. 34 and 36, and potential silicon epitaxial growth induced 
oxide degradation
41 in the work of Ref. 34, 35 and 37. In addition to that, we also 
demonstrate 1) the formation of a reliable thick contact at the source/drain junction 
interface between doped poly-silicon and the un-doped silicon channel, 2) strain 
introduction into the channel to achieve higher mobility in carrier transport and 3) 
buried interconnect in a plane below the device for higher density and more flexible   
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circuit design. Both n-channel and p-channel devices have shown high drive currents, 
strong back-gate coupling and high effective carrier mobility.  
2.3.1 Fabrication Process 
The device fabrication comprises three main parts. The first is to prepare a 
back-gated structure with pre-patterned interconnection. Second, self-alignment is 
defined from the top by the front-gate. The last part is to form thick source/drain 
contact to this self-aligned structure. Detailed process flow is listed in Appendix D.  
2.3.1.1 Preparing interconnected back-gated structure 
Our unique approach starts by preparing an oversized back-gate structure that 
can be interconnected underneath the device plane (Fig. 2.6). To achieve that, we 
employ wafer bonding combined with CMP to flip and bond an interconnected back-
gate structure to another handle wafer, an approach very similar to the SMARTCUT 
SOI technology
42.  Interconnected back-gate structure is first patterned on top of a 
donor wafer by using standard CMOS technology (Fig. 2.6(a)) without source/drain 
formation. Back-gate oxide thickness is about 11 nm. Polysilicon lines Interconnected 
between different gates are layered on top of the field oxide LOCOS (LOCal 
Oxidation of Silicon) (not drawn in Fig. 2.6). Low temperature oxide (LTO) is 
deposited onto this topographical plane followed by CMP (chemical mechanical 
polishing) to planarize and smooth the surface which is prepared for later wafer 
bonding step. This LTO layer will later be used as the BOX layer when forming the 
buried gate SOI structure. A high dose of hydrogen ions (6×10
16/cm
2) at 140 keV are 
implanted into the silicon substrate beneath the device plane. For ions of certain 
energy, the implantation depth is determined by the final thickness of the LTO. They 
have a linear correlation as shown in Fig. 2.6(d). Up to this step, this buried 
interconnected back-gate structure is still upright standing.   
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Wafer bonding is employed to turn the structure upside down onto a handle 
wafer to form the buried SOI structure (Fig. 2.7). During wafer bonding, the 
temperature of 400 ºC  can cause the structure to be exfoliated from the donor wafer 
on one side while being bonded to the handle wafer on the other (thermal energy is 
needed for both defects to conglomerate into forming a cleavage plane.). A further 
CMP process (with a high selectivity to oxide) on the transferred silicon film is 
followed and stopped on the LOCOS region whose depth dictates the final thickness 
of the isolated silicon channel. For about 200 nm thick LOCOS, roughly 45% of it 
encroaches into the silicon that has been oxidized. Therefore, a 90 nm-thick uniform 
layer of SOI with a buried back-gate configuration is achieved with good planarity 
across the wafer. A cross sectional transmission electron microscopic image (SEM) of 
the structure is shown in Fig. 2.7 (d).  
 
Figure 2.6 Schematics of preparing interconnected back-gate SOI structure on donor 
wafer: (a) fabricating back-gate structure on a donor wafer; (b) low temperature oxide 
(LTO) deposition; (c) chemical mechanical polishing on LTO followed by H2+ 
implantation; (d) correlation of the depth of implantation with buried oxide thickness.   
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2.3.1.2 Achieving super-self-alignment 
Self-alignment, whose concept implies using only one mask to define both the 
front- and the back-gate, is crucial to achieving high performance in transistor without 
additional parasitic capacitances originating from any misalignment between the front- 
and the back-gate. When an oversized back-gate SOI structure becomes available, a 
series of CMOS front-end technologies can be employed on top of it to create our 
super-self-aligned structure.  
In our unique approach as shown in Fig. 2.8, this can be implemented by one 
lithographic step defined from the front-gate, combined with caps and sidewall spacers 
to define underlying layers to achieve the desired self-alignment. The front-gate oxide 
is about 11 nm, similar to the one on the back. After the front-gate polysilicon 
deposition, LPCVD silicon oxide and nitride films are deposited as caps on top. These 
two layers are patterned with the front-gate mask and used to define the top gate by 
means of chlorine based RIE (anisotropic ion etching) as shown in Fig. 2.8(a). 
Through conformal deposition of oxide film followed by directional reactive ion 
 
Figure 2.7 Schematics of forming the buried back-gated SOI structure on handle 
wafer: (a) wafer bonding; (b) wafer exfoliation; (c) CMP on transferred silicon layer 
to form isolated thin silicon channel; (d) SEM image of the structure in (c).   
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etching of the same thickness, oxide sidewall spacer is formed around the edge of the 
front gate stack to create gate isolation (Fig. 2.8(b)). Later it is used in conjunction 
with the caps on top to define the silicon channel by silicon RIE with high selectivity 
to oxide (Fig. 2.8(c)).  Similarly, a silicon nitride spacer is formed around the structure 
(Fig. 3(d)) by etching the same thickness of a conformally deposited silicon nitride 
layer.  This nitride spacer serves to protect the silicon channel. With another highly 
directional RIE on the buried oversized polysilicon layer, the back-gate is self-aligned 
to the front-gate around the edge of nitride spacer (Fig. 2.8(e)). With further 
controllable oxidation on the back-gate, we can precisely produce desired back-gate 
recess to create gate shortening (Fig. 2.8(f)). During the oxidation, the silicon nitride 
cap and sidewall spacer protect silicon channel and the front-gate stack. A non-critical 
step of completely removing nitride material (Fig. 2.8(g)) by hot phosphoric acid is 
carried out without concern of affecting other parts of the device structure due to its 
high etching selectivity to oxide and silicon.  
There are several advantages in employing back-gate oxidation. First, it 
automatically forms back-gate isolation. Second, it is a far more reproducible method 
than KOH based isotropic wet etching
29,39 to obtain desired alignment with minimum 
variation across the wafer. Another means of producing self-aligned structure is using 
isotropic RIE of silicon to make back-gate undercut rather than the combination of 
directional silicon RIE and back-gate oxidation that we used here. Isotropic etching 
doesn’t give very reproducible undercut as we can see in Fig. 2.9 for two different 
samples that underwent the same etching condition. On the other hand, control of the 
oxidation is a very mature technology in the industry to produce precise thickness of 
silicon oxide such as gate dielectrics. Oxidations of two kinds of thickness (70nm and 
400nm) are performed on separate wafers to demonstrate our control on getting 
different back-gate recess (Fig. 2.12).   
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Figure 2.8 Schematics of achieving super-self-aligned device structure: (a) front-gate 
pattering with oxide and nitride caps; (b) oxide sidewall spacers formation; (c) silicon 
channel self-aligned to the front-gate by silicon RIE; (d) nitride sidewall spacer 
formation; (e) back-gate self-aligned to the front-gate by polysilicon RIE; (f) super-
self-alignment achieved with back-gate oxidation; (g) removal of the nitride cap and 
sidewall spacer.   
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Due to the protection from silicon nitride film on the device structure, longer 
oxidation generates the difference of expansion in buried oxide at the edge of the 
nitride spacer to create silicon channel bending (Fig. 2.8(f)), which is similar to the 
effect of LOCOS induced stress in thin film SOI devices
43. Because of the silicon 
channel bending, compressive strain is introduced on the front-gate interface with 
tensile strain introduced in the back-gate interface. Thus change of carrier mobility is 
expected to be different between the front and back interface as well as between n-
channel and p-channel devices. Such benefit gives us additional freedom to enhance 
device performance near the transistor scaling limit. 
 
Figure 2.9 SF6 based isotropic RIE of silicon produce different undercutting of back-
gate in sample (a) and (b) under the same etching condition. 
  
 
Figure 2.10 Structure with not well-protected nitride sidewall spacer (a) before and 
(b) after the back-gate oxidation.  
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The success of fabricating this super-self-aligned structure relies critically on 
the directional RIE to create well-protected nitride sidewall spacer around the front-
gate and the channel sidewalls. This entails high selectivity and high directionality that 
can be provided by an optimized combination of etching conditions comprising the 
chemistry, the pressure and the voltage used. A failure of such protection can be seen 
in Fig. 2.10 that caused oxidation of both the back-gate and the protected structure. 
2.3.1.3 Making source/drain contact  
  Following the removal of silicon nitride film surrounding the device structure 
by hot phosphoric acid, a blanket deposition of highly doped polysilicon is carried out 
to form source/drain region at the distal end of the silicon channel (Fig. 11(a)). Either 
n- or p-channel device can be made depending on the type of the polysilicon used. A 
short step of diluted HF dip is necessary to remove any oxide on the exposed silicon 
channel surface before polysilicon deposition. Its unique design allows the formation 
of a thick source and drain contact to ensure small series resistance. A CMP process 
for polysilicon polishing with good selectivity to oxide is used to separate the source 
and drain region for each device (Fig. 11(b)). The cap of oxide layer on top of the 
front-gate functions as the stopper layer for CMP. Individual device source/drain 
contacts can be further defined by a simple lithographic step (Fig. 2.11(c)).  
 
Figure 2.11  Schematics of forming device source/drain contacts: (a) conformal 
deposition of polysilicon is followed by (b) CMP on polysilicon that stop on oxide 
cap and (c) individual device source/drain contacts are defined by lithography.    
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The utilization of CMP is instrumental to creating a planarized topography for 
higher integration. Compared with conventional CMOS technology, CMP has shifted 
from a back-end to front-end process and has been included three times here. Owing to 
its high resistance to oxide etching, polysilicon CMP offers us additional advantages 
of controlling the amount of polysilicon (or silicon) thickness being removed without 
affecting on other features covered by the oxide. This can be seen from AFM (atomic 
force microscope) images in Fig. 2.12. The back-gate is self-aligned to the front-gate 
only underneath the SOI region whose area is defined by the active silicon area during 
the LOCOS formation in Fig. 2.6(a). Later, this active silicon layer becomes isolated 
 
Figure 2.12 AFM image shows (a) 3-D topography and (b) vertical section analysis 
of a super-self-aligned structure before polysilicon deposition. 
 
 
Figure 2.13  AFM images show vertical section analysis of a self-aligned structure 
after CMP on polysilicon at (a) narrow and (b) wide regions.   
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SOI region made by a damascene-like process employing polysilicon CMP to flush 
the surface of silicon with the surrounding LOCOS surface. The completion of the 
self-aligned structure leaves on either side of the front-gate a trench (the darker region 
in Fig. 2.12(a)) which is before occupied by the isolated silicon channel and the back-
gate underneath. The part of the back-gate not in the trench region is protected by the 
thick field oxide from being etched away and allows the connection of back-gate 
contact. From the vertical section analysis by AFM (Fig. 2.12(b)), we can infer that 
the removal of the silicon layer is about 90 nm (the difference of the vertical thickness 
between green cursor and red cursor) which is the channel silicon thickness. The front-
gate formed a mesa on top of a planarzed surface. This topography is flattened again 
after the polysilicon deposition followed by another polysilicon CMP. This step stops 
on the oxide cap layer when the ear-like oxide sidewall spacer emerges from the 
polishing (Fig. 2.13). The removal rate of polysilicon around a narrow feature of 0.5 
μm in Fig. 13(a)) is roughly the same to a wider one of 10 μm (Fig. 13(b)). This is 
known by comparing the vertical distance of the red cursor in Fig. 13(a) (~14 nm) 
with that in Fig. 13(b)) (~22 nm). Much higher rate has been observed around features 
of more than 50 μm. Furthermore, the polishing rate also depends greatly on the 
density of the features. By optimizing the variation of device density and size, CMP 
can facilitate later back-end integration with a planarized device plane.   
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The final device structures with nominal gate length of 90nm, 300nm and 
900nm, as seen from Fig. 2.14, are fabricated. Both p-channel and n-channel 
transistors have been fabricated separately on different wafers. For simplicity, both 
types of device are employed with symmetric gates of only n-type. Devices with 
different back-gate oxidation time show precise tuning of back-gate alignment. 
Thicker oxide can create larger bending of the silicon channel and induce more stress. 
For the same oxidation thickness, the degree of channel bending relies on the aspect 
ratio of channel length Lg over channel thickness tsi. Devices of higher ratio (Fig. 2.14 
(d)) are more affected by the stress induced from the oxidation than the lower one 
(Fig. 2.14(c)). 
 
Figure 2.14 SEM images of devices with nominal gate length of (a) 90 nm, (b-c) 300 
nm and (d) 900 nm. Devices (a) and (b) have 70 nm thick back-gate oxidation and 
devices (b) and (d) have 400 nm.   
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2.3.1.4 CMOS implementation  
 
Figure 2.15  Schematics of CMOS implementation: (a)-(b) implementing n-channel 
device self-aligned structure with unfinished p-channel device cell covered with an 
oversized dielectric cap and sidewall spacer; (c)-(d) finished n-channel device is 
protected by oxide and nitride layer while processing self-alignment on p-channel 
device; (e) completion of both n- and p-channel devices on the same substrate.   
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It is important to have transistor of both polarities (n+ and p+) on the same 
wafer for fabricating CMOS circuits. In this work, this is not a straight forward 
process compared to separate implantation used in standard CMOS technology. As 
demonstrated in Fig. 2.15, our approach entails the implementation of self-aligned 
structure separately on transistors of opposite polarity. 
Oxide and nitride caps along with sidewall spacers can again be used to 
achieve this goal by processing self-alignment on one type of device while protecting 
the other. For example, in Fig. 2.15(a), we can start from n-channel device fabrication 
on the left while completely protecting the unfinished p-channel device cell on the 
right with an extending dielectric cover reaching to the field oxide. Oversized caps and 
sidewall spacers made of oxide and nitride films comprise the p-channel device 
protection layer introduced at the same time during the self-aligned process 
implemented on n-channel device (Fig. 2.15(b)). Subsequently we can apply the same 
idea to form self-aligned p-channel device with protection layers covering the finished 
n-channel device cell. (Fig. 2.15(c-e)). So transistors of both polarities can be 
fabricated on the same wafer with pre-connected buried interconnections between 
 
Figure 2.16 Optical microscopic images of (a) individual device and (b) a simple 
inverting circuit with devices of interconnection both on top and bottom.   
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their back-gates. Connection to the front-gate and the back-gate are made on opposite 
side of the device channel (Fig. 2.16(a)). The back-gate connection is buried 
underneath the LOCOS region and sandwiched between it and the LTO. A simple 
demonstration of these interconnections is shown on an inverting circuit of only n-
channel devices (Fig. 2.16(b)). This feature, which was not available in prior works of 
self-aligned DGFET, relieves the burden of increasing complexity of signal wiring in 
ULSI.  
2.3.2 Device Electrical Characteristics 
Due to the uniqueness of our approach to forming contacts on both ends of the 
channel with deposition of heavily doped polysilicon, there is a need to activate 
dopants to produce better metallurgical junctions. Immediate electrical 
 
Figure 2.17 Output characteristics of (a-c) n-channel device and (d-f) p-channel 
device with gate length of 0.3 μm and 5 μm before any thermal annealing process.   
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characterizations on both types of the device yield poor performance as shown in 
device output characteristics (Fig. 2.17). Linear region in device performance at low 
VDS shows effective gate modulation of channel conduction occurs at relatively high 
drain voltage (> 1 V). This is more severe in longer channel device (5 μm) than shorter 
one (0.3μm). The current at saturation region is low. Large contact resistance can be 
inferred to cause this degradation of device performance. Unstable current signal 
implies poor contact formed at the polysilicon to silicon channel interface. 
 
Figure 2.18 (a) Back-channel output characteristics modulated with back-gate bias of 
-1 V, 0 V, and 1 V and (b) front-channel output characteristics modulated with front-
gate bias of -1 V, 0 V and 1 V for a 300 nm gate-length n-channel device. 
 
Figure 2.19 (a) Back-channel output characteristics modulated with back-gate bias of 
-1 V and 0 V, and (b) front-channel output characteristics modulated with front-gate 
bias of -1 V and 0 V for a 300 nm gate-length p-channel device.   
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By carrying out high temperature annealing, we can form better contact to 
boost performance. This was done in two steps: 1) rapid thermal annealing (RTA) for 
1 min and 2) furnace annealing for 60-90 min – both at 900 ºC. The first step serves to 
activate dopant. The second step leads to dopants diffusion from the polysilicon 
contact region into the distal ends of the channel that is not covered by the front gate 
but by the oxide sidewalls. Step 2 was carried out with different duration for n-channel 
device (60 min) and p-channel device (90 min) to see the effect of different diffusion 
length on device performance.  
Electrical characterizations of the device performance after the thermal process 
reveal close to three orders of magnitude of increase in saturation current—for 
example, μA in Fig. 2.17(a) versus mA in Fig. 2.18(a) under same bias condition. The 
current signal is robust and the performance is stable 1 V for low voltage operation 
below. Since the channel doping is very low (around 10
16), for a silicon channel 
thickness of 90 nm, the devices are fully depleted SOI transistors (Wdm= 300 nm at 
10
16 from calculation in Section 2.1). Both front channel and back channel show 
 
Figure 2.20 Transfer characteristics of (a) 300 nm nFET and (b) 300 nm pFET in 
front-gate, back-gate and double gate operation mode. The inset in (a) shows junction 
capacitance Cj   
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effective current modulation from either gate. Because the device measured in Fig. 
2.18 and Fig. 2.19 underwent 70 nm back-gate oxidation, it is a slightly oversized 
back-gate FET (Fig. 2.14(b)). The back-gate modulation of front channel conductance 
is stronger than the front-gate modulation of back-channel conductance. The effect of 
dopant diffusion can be seen in Fig. 2.20. Due to the difference of duration of furnace 
annealing for different device, this can create different length of dopant diffusion. 
Seen from the device structure (Fig. 2.14), the required diffusion length can be 
determined by setting the width of sidewall spacers. In our fabricated devices, this 
width is around 100 nm (determined by how much conformal deposition of oxide to 
form sidewall spacer in Fig. 2.8(b)). Insufficient diffusion can leave an un-gated 
region underneath the sidewall spacer, which creates not only parasitic series 
resistance at the ends of the channel but also parasitic junction capacitance. For n-
channel device in Fig. 2.20(a), an annealing time of 60 min did not suffice for dopants 
(phosphor) to go through the un-gated channel region, which causes the front channel 
sub-threshold performance (green line) to suffer—lower conductance due to parasitic 
resistance Rs and poorer sub-threshold slope due to the parasitic junction capacitance 
Cj adding to the body factor. When in DG (double-gate) operation mode, both gates 
switch simultaneously such that the back-gate turns on the un-gated part of the front 
channel, which boosts the performance with a better electrostatic control. Due to a 
longer annealing time and higher diffusivity of dopants (Boron) for p-channel device, 
the front channel transfer characteristics is comparable to the back channel (Fig. 
2.20(b)). Enhanced current drive in output characteristics is observed in DG mode 
(Fig. 2.21). Sub-threshold slopes of 85mV/dec and 100mV/dec have been achieved for 
p-channel and n-channel transistors respectively despite the relatively thick (10-11nm) 
gate oxide employed. It is believed that with scaling of the gate oxide thickness along   
48 
with the application of silicidation and higher doping of polysilicon, better device 
performance including near ideal sub-threshold characteristics can be achieved. 
Back-gate can be individually biased to change the front channel interface 
conduction that is illustrated in different set of IDS-VDS curves in Fig. 2.18 and Fig. 
2.19. In this case, these devices functions as the back-gated FD SOI devices. Then the 
 
Figure 2.21 Output characteristics of a DG p-FET (L=90 nm; W=1 μm). 
 
Figure 2.22 Dependence of front channel threshold voltage Vt on back-gate bias for a 
300 nm pFET.   
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related analysis in Section 2.1 can be applied here. For example, in FD SOI front 
channel surface potential 1 S φ is coupled to the back-channel 2 S φ so that the front channel 
threshold voltage VT depends on the back-gate bias through 2 S φ . This can be seen by 
modulating the front channel VT with different back-gate bias on a p-FET device (Fig. 
2.22). Similar to the theoretical curve in Fig. 2.3, threshold voltage varies 
monotonically with the back-gate bias in the range of back depletion mode (from VBG= 
-1.1 V to 2 V in Fig. 2.22). Contradictory to the case of analysis on n-FET in Fig. 2.3, 
the plateau on the left side below -1.1 V in Fig. 2.22 corresponds to the back-inversion 
mode for p-FET rather than back-accumulation mode. This means back channel is 
turned on. Seen from Fig. 2.22, a 3.3 V change on back-gate bias corresponds to a 
change of threshold voltage ΔVT of 1.5 V. This implies a body factor of 3/2 derived 
from Eq. 2.2 and Eq. 2.4. The nominal gate length is 300 nm for the front-gate and 
500 nm for the back-gate (adding two sidewall widths). Since the gate oxide thickness 
is the same for both gates, the Cox2/Cox1 is estimated to be 5/3. Taking into account the 
gate oxide thickness of 11 nm, Eq. 2.4 can give an estimation of tsi of 77 nm which is 
pretty close to the AFM measurement result of 90 nm (Fig. 2.12(b)). The VT tuning 
capability enables us to implement the adaptive power control through threshold 
voltage. Individual transistor or even a series of back interconnected transistors can be 
dynamically set at either high VT state for low leakage, or low VT state for fast 
switching. Output currents can also be tuned for desired drive current in analog 
application. Such control of the device behavior offers the advantage of adaptive 
power control for dynamic applications in both digital and analog circuit.   
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In back channel inversion mode in Fig. 2.2, sufficient back-gate bias turns on 
the conduction in the back channel so that the inversion charge screens out the back-
gate electric field and front channel VT stops varying with back-gate bias. This can 
also be seen when we have front channel transfer characteristics of nFET plotted with 
different back gate bias. In Fig. 2.23(a), threshold voltage of a 300nm nFET shifts to 
the left (decreasing VT) with increasing back-gate bias from -1 V to 0V until the back-
gate bias reach 0.5 V. In addition to VT  tuning, appropriate back-gate bias adjustment 
can provide static current leakage reduction and better sub-threshold swing albeit on a 
leaky p-channel device (Fig. 2.23 (b)). With the back gate bias changed from 0 V to 
0.5 V, leakage current has an improvement of 2 orders of magnitude (2×10
-8 to 2×10
-
10), and the sub-threshold swing move from above 100mV/dec to below that value. 
This indicates a valuable feature in improving performance robustness for speed, 
which is useful in logic and memory design.  
 
Figure 2.23 Front channel transfer characteristics (VDS=1V) with various back-gate 
biases for (a) a 300 nm n-FET and (b) a leaky device of 300 nm p-FET.   
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Mobility is an important performance factor for transistor. It is also a field 
dependent parameter and generally valid for low field carrier transport. At high field, 
as we discussed in Section 1.1.3, Ohm’s Law breaks down, carrier transport becomes 
ballistic and mobility loses its validity. The calculation of the transistor mobility at 
low field follows the equation derived from Ohm’s law (see Appendix E): 
It should be noticed that Eq. 2.5 follows from the assumption of long channel device 
approximation and sheet charge model. So the measurement of mobility was carried 
out on a large device with dimension of 100 μm (length) by 50 μm (width). Device 
transfer characteristics Id (VG) and MOS C-V measurement provides necessary data 
for the calculation in Eq. 2.5. For simplicity, this equation does not take into account 
the contact and external resistances which are included in a more accurate model
44. 
The residual parasitic resistance in n-FET causes the front channel electron mobility to 
be lower than that of the back channel. And the difference increases with the applied 
 
Figure 2.24 Carrier mobility of both channels versus magnitude of applied gate 
voltage for n-FET and p-FET calculated from measured I-V and C-V data.  
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gate bias. Carrier mobility shown in Fig. 2.24 are comparable to other people’s 
work
29,39. Because the channel length of these large devices are very long (~100 μm), 
LOCOS induced stress at the distal ends of the channel has much less effect on most 
part of the channel compared with channel shorter than 1 μm. Therefore, little 
difference in mobility can be seen between the front channel and the back channel.  
2.4  Conclusion  
A novel approach to the fabrication of super-self-aligned back-gate/double-gate 
transistor has been demonstrated. Its unique attributes allow us to achieve an ideal 
self-aligned double gate structure by gaining the effective control of 1) thin silicon 
channel thickness, 2) thick source/drain formation, 3) super-self-alignment between 
the back gate and the front gate with good reproducibility and 4) reliable doping by 
solid-state diffusion from doped polysilicon to undoped silicon channel. The benefits 
of introducing buried interconnected back-gate structure and strained silicon channel 
offer additional freedom of enhancing device packing density and performance at the 
limit of transistor scaling. The electrical characterizations validate the working 
concept of this device design. Both n-channel and p-channel transistors have shown 
good carrier transport on both channel interfaces as well as enhanced current drive in 
double gate operation mode. By dynamically setting the back gate bias, we can 
achieve low power, high speed and variable drive current for many logic and analog 
applications.    
53 
Chapter 3 Silicon Dual-Polarity Nonvolatile Memory—xFET 
A novel and simple structure that integrates non-volatile storage and 
configurability functions in a silicon-on-insulator CMOS approach is demonstrated. 
The device employs injection of electrons and holes through four bipolar injection 
structure into a floating gate region to change and sense the memory state. The device 
has no control gate, with the contacts of the injection structure serving the control gate 
function. These contacts allow multiple injection mechanisms to enable a flexible 
memory design for memory appplicaton. The writing and erasing can be achieved 
through avalanche carrier (electron and hole) injection, band-to-band-tunnelling, 
channel hot electron injection, as well as Fowler-Nordheim tunnelling. Hot electron 
injection initiated by a combination provides the fastest programming time of 8 ns 
with a low programming voltage at -13 V. 
3.1  Hot Carrier Effects in MOSFET and EEPROM 
Hot carrier effects are causing reliability problems in MOSFET biased in the high 
field region, which on the other hand lend itself to the development of floating gate 
non-volatile memory (NVM). As introduced in Section 1.1.3, the charging and 
discharging of the floating gate is through either hot carrier injection or quantum 
tunneling. The edge of deep depletion region of drain junction in MOSFET provides a 
high field region to generate hot carriers. These hot carriers can be CHE, electron-hole 
pairs from impact ionization or from BTBT. Depending on the electric field produced 
by the relative potential difference between the gate and the drain, either electron or 
hole can be injected into the gate to cause gate leakage current for MOSFET, and 
charge injection for floating gate transistor.  
In nMOSFET, both hot electron injection (HEI) and hot-hole-injection (HHI) can 
take place depending on the relative bias condition between VG and VD
45. For VG <<   
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VD, AHH dominates the leakage current due to impact ionization near the drain, while 
the AHE get mostly attracted to the drain. As VG increases, the gate electric field starts 
directing some of the AHE into the gate to cause AHE injection before it turns on the 
channel conduction and cause CHE injection. Three signature peaks in gate leakage 
currents given in Fig. 3.1(a) symbolize these injection processes. On the other hand, 
pMOSFET seems to have only AHE peak as shown in Fig. 3.1(b). This is because 
higher injection potential barrier for hole (~4.6 V) leads to higher gate voltage for HHI 
than breakdown voltage for oxide less than 35 nm
45.  This AHE injection is the 
programming mechanism for p-channel FAMOS
9 (Fig. 1.5). For n-channel stacked 
gate EEPROM
46, both AHE and AHH injection are employed. 
As will be discussed next, charge injection can be accomplished with more than 
one mechanism. In the large reverse bias regime near the drain junction, high electric 
field can give rise to both impact ionization and BTBT depending on depletion width 
and the strength of electric field. Narrower the width, higher the field tend to engender 
 
Figure 3.1 Gate current for (a) n-channel (Leff=0.8 um) and (b) p-channel device 
(Leff=1.2 um) under various gate and drain bias. (After Takeda et al. in Ref. 45)    
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more BTBT. This often happens to devices with high channel doping (Fig. 1.4(b)) or 
with certain bias condition (Fig. 1.4(c)), as discussed in Section 1.1.3. In many cases, 
both impact ionization and BTBT coexist in this reverse bias regime, as having been 
reported in silicon p-n junction between 3 V and 14 V
47, as well as in MOSFETs
48,49, 
fully depleted SOI MOSFET
50 and flash memory
51. More distinct cases of BTBT are 
present in devices when the gate is oppositely biased against the drain such that field 
crowding is present in a narrow depletion region to facilitate BTBT. After “cold” 
tunneling, carriers can be accelerated by high field to engender hot carrier injection.  
With appropriate design, this mechanism can be utilized for programming stacked gate 
memory transistor
52,53,54. It is worth noting that F-N tunneling always accompanies the 
hot carrier injection for carriers that don’t have enough energy to go over the barrier.  
By choosing different polarity of channel as well as different bias conditions, we 
can selectively design various memory devices with different programming 
mechanisms.  
3.2  xFET 
Stacked gate technology, employing a floating charge trapping layer as storage 
node sandwiched between control gate and Si channel region, dominates the current 
non-volatile silicon memory domain. Scaling of such structure
55,56,57 is constrained by 
the tradeoff between adequate coupling for carrier injection and the thickness 
limitation of injection oxide and interpoly dielectrics. Interpoly dielectrics dominate 
the program/erase speed and reading current for stacked gate device. Aggressively 
scaling down its thickness can lead to continued tunneling events between the control 
gate and the floating gate during the F-N tunneling erasure scheme. This causes 
erasure saturation problem in stacked gate technology. This problem is absent in the 
simpler device structure of FAMOS that doesn’t have control gate. It nevertheless has   
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two major drawbacks of inefficiency and the lack of electrically erasure scheme. A 
MAM (MOS analogue memory) cell
58 adds an n-channel FAMOS to incorporate an 
erasure scheme by AHH injection from impact ionization. However, it suffers from 
the bulkiness of four transistors wiring together. Here, we demonstrate a very compact 
structure of crossed channel (p-channel and n-channel FAMOS) NVM that is built on 
silicon-on-insulator (SOI) technology to obtain better device scalability than bulk 
device. It inherits the benefit of lacking interpoly dielectrics scaling limitation in 
FAMOS structure and provides complementary functions of program and erasure with 
multiple charge injection mechanisms to achieve high carrier injection efficiency. The 
simplicity of the structure, compatibility with CMOS processing, scalability and 
configurability make it an attractive candidate for a variety of applications: non-
volatile code and data storage, non-volatile elements in programmable logic, and 3D 
reconfigurable integration. 
3.2.1  Device concept and fabrication 
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Figure 3.2 Schematic of xFET and a SEM image of a device with a symmetrical 
channel width and length for both n-channel and p-channel.    
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The device structure (Fig. 3.2) consists of a crossed nFET/pFET (xFET) 
sharing a common poly-silicon floating gate and Si channel. This approach results in 
availability of bipolar programmability, i.e. injection of electrons and holes into the 
floating-gate region with six possible injection configurations. It further provides 
cross-coupling modulation and sensing through voltage coupling from the device 
source/drain contacts to the shared floating gate. Therefore, the read, program and 
erasure functions of the control gate of a conventional non-volatile memory device are 
implemented through this bipolar injection structure. The memory can be operated 
simply by having electrons stored in the floating gate to render a normally off n-
channel together with a normally on p-channel device, and having holes do likewise 
with opposite function. This would mean shifting the threshold voltage of either 
channel to be above or below conduction state. 
The device is built on SOI substrates with a 50 nm-thin silicon layer and a 377 
nm-thick buried-oxide layer. A 9 nm thermally grown gate oxide was employed as a 
tunneling layer. Implanted arsenic and boron was used for source/drain contacts for 
pFET and nFET structures. The near intrinsic body is left floating during the operation 
 
Figure 3.2 (a) Transfer characteristics and (b) output characteristics of both channels 
on an xFET with a connected gate. Transistor sub-threshold slope for nFET (pFET) is 
86 mV/dec (100 mV/dec).    
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of the device. And for the purpose of characterization, we have fabricated structures 
where the “floating” gate region is connected (Fig. 3.2(a)) to show expected transfer 
characteristics in pMOSFET and nMOSFET. In the output characteristics of the 
device, avalanche breakdown initiated by channel hot electron is observed in nFET for 
VD > 6 V and that initiated by channel hot hole in pFET occurs at a higher voltage (VD 
> 10 V) due to lower impact ionization rate.  
3.2.2  Cross Coupling Modulation 
We demonstrate the working of this device using a cross-coupled arrangement. 
The contact set of each polarity allows one set to function as a gate to modulate the 
channel conductance of the other set via junction transistor mode and through voltage 
coupling to the floating gate. For example, if a voltage VnFET is applied to both the 
source and drain contacts of the nFET, a small portion of the voltage is coupled to the 
floating gate potential VFG that can affects the channel potential s φ (Fig. 3.3). With a 
first order approximation (ignoring junction and substrate capacitances), the coupling 
ratio can be derived from the FAMOS capacitance division model given by Eq. (1.27) 
considering four overlapped contact capacitances (CnFD, CnFS, CpFS, CpFD) and one 
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Figure 3.3 Illustration of channel width modulation by controlling junction depletion 
width Weff and surface potential  s φ  modulation through voltage coupling from the 
contacts to the floating gate from nFET source/drain contacts.   
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floating gate capacitance (CFG) 
In addition to that, this voltage applied to the n-i-n diode of nFET also modulates the 
channel width Weff of p-FET (Fig. 3.3), as in the case of junction mode transistor. This 
effect can significantly suppress the pFET subthreshold leakage current by almost two 
orders of magnitude as seen in Fig. 3.4.  
As long as the voltages applied to these four contacts are such that no forward 
biased p-n junction is formed among them, the devices can be read without the use of 
a regular control gate on top of the floating gate. For example, the bias VpFET applied 
simultaneously to the nFET source/drain contacts (VnFET) can modulate the pFET 
source-drain current IpFET through both coupling potential VFG and junction depletion 
width control (Fig. 3.5(a)). And vice versa for the current InFET of the nFET modulated 
with the bias VpFET on the pFET contacts. This feature gives a significant improvement 
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Figure 3.4 p-channel transfer characteristics of a connected floating gate xFET with 
different bias voltage on the source/drain contacts of nFET, which varies from 0 V to 
3 V with step of 0.5 V.   
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to the reading capability of xFET in addition to just render a normally on/off channel 
without depending on external bias. Similar to monitoring the hysteresis window in 
the stacked gate transistor, charge injection into the floating gate can change this 
cross-coupling transfer characteristics curve (InFET -VpFET plot) shown in Fig. 3.5 (b). 
Due to the reverse bias p-i-n diode formed between the nFET and pFET contacts, 
potential BTBT can take place and give rise to leakage current in InFET (like a gate 
leakage current) with VpFET > 8 V in Fig. 3.5 (a) as well as in InFET  (like a drain 
leakage current) in Fig. 3.5 (b). In the following section, we will talk about the 
injection mechanisms rendered from configuring these four contacts. 
3.2.3  Carrier Injection Mechanisms 
We monitor the change in conductance of either set of contacts by employing 
the substrate as a back gate. 50 nm-thick undoped silicon channel suffices a fully 
depleted SOI that has potential coupling between the front-channel and the back-
 
Figure 3.5 (a) p-channel conductance IpFET of a floating gate xFET modulated by the 
voltage V nFET on the source/drain contacts of nFET. (b) The change of n-channel 
transfer characteristics (InFET versus VpFET with Vds_nFET =100 mV) after a series of 
charge (hole) injections.   
61 
channel. This makes sub-threshold transfer characterization possible with a back-gated 
threshold voltage affected by the front floating gate potential.  
-
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Figure 3.6 Illustrations of different carrier injection mechanisms: (I) HEI induced by 
impact ionization and band-to-band-tunneling (BTBT) in the pFET; (II) HHI induced 
by impact ionization and band-to-band-tunneling (BTBT) in the nFET; (III) HEI 
originating from the reverse-biased p-i-n junction between the negative drain on the 
pFET and the grounded source/drain on the nFET; (IV) HHI originating from the 
reverse-biased p-i-n junction between the positive drain on the nFET and the 
grounded source/drain on the pFET; (V) CHE injection in the nFET; and (VI) edge F-
N tunneling of electron in the nFET;  
Table 3.1 Table of the bias conditions for all contacts in four different charge 
injection and sensing configurations. 
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Charge Injection in this device is initiated by drain avalanche hot-carrier 
(including avalanche hot electron AHE and avalanched hot hole AHH) injection, 
band-to-band-tunneling (BTBT) induced hot-carrier (electron and hole) injection, 
channel hot-electron (CHE) injection, and Fowler-Nordheim (FN) tunneling. All of 
them were illustrated in Fig. 3.6. As will be discussed later, charge injection is often 
accomplished with a combination of more than one mechanism. When a large bias 
Vds is applied across the source-drain contacts of either FET, a high field formed in 
the reverse bias p-n junction near the drain side can give rise to either impact 
ionization (avalanche) or band-to-band tunneling, and quite often a mixture of both as 
discussed earlier in Section 3.1. Therefore, a large flux of high energy electrons and 
holes is created near the drain junction edge. BTBT induced hot carrier injection is 
more distinct in devices that either have high channel doping, or have a zero or 
oppositely biased control gate compared to drain, which leads to field crowding. 
However, it is less favorable than avalanche process in xFET with undoped channel.  
 
Figure 3.7 Transfer characteristics of the pFET measured from the substrate back-
gate (BG) after four different charge injection means. The corresponding nFET 
characteristics are shown in (b).   
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An application of –10 V to the drain contact of the pFET results in a large shift 
of the threshold voltage VT to the right in both FETs signifying the storage of electrons 
in the floating gate (Fig. 3.6 (I) and Fig. 3.7). These hot electrons are produced in the 
high field region near the drain of the pFET. Additional hot-carrier effects originating 
from the two reverse-biased p-i-n junction between the nFET source/drain and the 
pFET drain further enhance the injection current when both contacts in the nFET are 
grounded (Fig. 1(III)).  Therefore a bias configuration (Fig. 3.8 (a)) having negative 
potential applied to the pFET drain with three other contacts grounded provides three 
potential hot carrier injection current paths. This is the combined hot electron injection 
effect in Fig. 3.7. The voltage coupling from the drain to the floating gate, can be 
derived in a similar manner in Eq. (3.1) as 
Since CFG is much larger than other overlapped capacitances at the four contacts, Eq. 
(3.2) gives a small voltage coupling ratio from the drain to the floating gate.  Large 
potential difference between the floating gate and the drain (|Vfg|<|Vd|) provides a 
p
nn
p
Hot Electron Injection
p
nn
p
Hot Hole Injection
VD<0V
VD>0V
(a) (b)  
Figure 3.8 (a) Hot electron injection current paths in pFET and (b) hot hole injection 
current paths in nFET. Two reverse-biased p-i-n junctions enhance the hot carrier 
injection current in both cases. 
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high field to assist hot-electron injection (HEI that includes both AHE and BTBT) into 
the floating gate near the drain of the pFET. This is similar to the impact ionization hot 
carrier effects in pMOSFET (Fig. 3.1(b)) as explained earlier in Section 3.1.  
On the other hand, the opposite configuration of device biases (a large positive 
drain bias of 15 V on the nFET with three other contacts grounded as given in Table 
3.1) gives rise to hot-hole injection (HHI in Fig. 3.6 (II) and (IV) that include both 
AHH and BTBT) near the drain of the nFET. Similar to HEI in the pFET, this 
injection configuration also has three potential hot carrier current paths (Fig. 3.8(b)). 
HHI in the nFET shifts the VT of both FETs back to their original states (Fig. 3.7).  
If the drain bias on the nFET rises above 20 V (22 V in Table. 3.1), large 
positive Vfg can turn on AHE injection and some CHE injection in the nFET similar 
to the hot carrier effects observed in nMOSFET (Fig. 3.1(a)). By applying the same 
large negative voltages (below –20 V) to both contacts of the nFET, we can observe 
edge Fowler-Nordheim tunneling of electrons.  
Hot carrier effects originating from different injection configuration together 
with their injection efficiency can be seen more clearly when we monitor the change 
of threshold voltage in the xFET with different magnitude and duration of the applied 
biases, which were implemented in voltage pulses of different heights and widths. For 
the same VT shift, shorter and smaller voltage pulsing means higher carrier injection 
efficiency. In general, hot carrier process is much more effective than F-N tunneling 
process in xFET. And HEI is more effective than HHI due to higher effective mass 
and higher injection barrier (~4.6 eV) for holes.  
For HEI in the pFET (Fig. 3.8(a)), minimum programming time is achieved at 
8 ns for a pulse voltage of –13 V (Fig. 3.9(a)), which provides very efficient injection 
for high speed programming. While for HHI in the nFET (Fig. 3.8(b)), effective 
carrier injection requires pulse widths ranging from hundreds of microseconds to more   
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than one millisecond(Fig. 3.9(b)). As the magnitude of the applied voltage increases, 
AHE and CHE injections pick up dramatically in the nFET once the voltage pulse go 
beyond 19 V for a constant pulse width of 1μs. (Fig. 3.10).  As can be seen in these 
figures, carrier injection efficiency has a stronger dependency on the applied bias 
magnitude than on the duration. 
The lowest bias to operate this memory cell is -7V for HEI (AHE+BTBT) on 
 
Figure 3.9 The effects of both pulse width and pulse height applied in (a) HEI and 
(b) HHI in Fig. 3.8 on the VT of the pFET. VT is approximated by using extrapolated 
intercept of the linear portion of the Ids_pFET 
 
Figure 3.10 The effects of both pulse width and pulse height on the VT of the pFET 
during AHE and CHE injection in the nFET.   
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the pFET, 12V for HHI (AHH+BTBT), 20V for HEI (AHE+CHE) and -20V for F-N 
tunneling all on the nFET. 
  The endurance and retention properties of the device have been tested using 
HEI/HHI for program/erase. The endurance characteristics measured up to 10
5 
program/erase cycles are shown in Fig. 3.11. A continuous memory window 
narrowing suggests potential charge leakage originating from electron/hole trapping 
within the tunneling oxide layer. This is further confirmed by observing the shrinkage 
of memory window which levels off at 4×10
4 seconds in the device’s retention 
characteristics. 
  Charge injection effects can also be observed with cross-coupling 
configuration in the previous section. This is illustrated in Fig. 3.12 for both HHI and 
HEI. As discussed before, nFET contacts and pFET contacts are in reverse bias 
condition, which potentially give rise to BTBT effect. Improvement of channel and 
contact doping profile can help suppress this leakage.  
 
Figure 3.11 Room temperature retention and endurance properties of the xFET. 
Retention was characterized after applying the same charge injection conditions in 
Table 3.1. For endurance, HEI programming was carried out at pulsed voltage of –7V 
for 10 μs on the pFET and HHI erasing at 15 V for 990 μs on the nFET.   
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3.2.4  Applications 
3.2.4.1  Random Access Memory (RAM) 
RAM is used in computer to allow data to be accessed in any order regardless 
of the physical location. Random access means the ability to access any arbitrary 
element of a particular bit or byte in constant time without delay for remote elements.  
Many types of RAM are volatile memories, such as DRAM or SRAM, which are 
introduced in Section 1.2.1.  For xFET we proposed a RAM application with 
suggested program, erase and read schemes.  The sources contacts of both the nFET 
and the pFET are tied together to the readout bit line. The drain contact of each FET is 
connected to different voltage lines to provide program/erase/read function.  
 
Figure 3.12 Transfer characteristics using the cross-coupling configuration before 
and after the (a) HHI and (b) HEI. In either case, source drain bias VDS =100 mV. 
BTBT is a potential leakage source in the reverse bias regime.   
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Programming/Erasing is done by HEI/HHI with bias configuration listed in 
Table 3.1.  The charge injection should be enough to render either a normally on or a 
normally off state in these two channels of opposite polarity (the state at Vbg=0V in 
Fig. 3.7). For example, after HEI, p-channel is turned to normally on with n-channel 
turned normally off. The readout voltage at the bit line for this typical cell will be 
equal to the voltage of the drain voltage of the pFET, which is 0 V in Fig. 3.13. On the 
other hand, for cell that has been erased with HHI, the readout voltage will be equal to 
the voltage of the drain voltage of the nFET, which is 3 V in Fig. 3.13. 
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Figure 3.13 Schematics of proposed program/erase and read schemes. The sources of 
both the nFET and pFET are tied together to the readout bit line. The  Program/Erase 
is achieved by HEI/HHI to render either a normally on or normally off channel in 
nFET/pFET.   
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 By selecting specific horizontal lines (functioning as word lines) and vertical 
lines (as bit lines) with other lines left floating, we can address any arbitrary cell in 
any sequence to program, erase, or read. This is illustrated more clearly in Fig. 3.14. 
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Figure 3.14 Schematics of program/erase/read of a 2×2 memory array. Only cell 
(1,2) is programmed with HEI in (a) and only cell (1,1) is erased in (b). Readout of 
cells in the first row (c).    
70 
3.2.4.2  Programmable Logic 
Silicon memories (including SRAM and EEPROM) has been largely used in the 
programmable logic circuits, such as CPLD (complex programmable logic devices) 
and FPGA (field programmable logic arrays). These circuits include a relatively large 
number of programmable logic elements and programmable interconnects, ranging 
from tens of thousands of logic gates (typically for CPLD) to millions of them (usually 
for FPGA).  These components are aggregated into larger logic block that can be 
programmed to engender basic logic functions such as AND, OR, XOR, NOT, and 
even simple math functions. The programming function is usually realized with 
memory elements. Compared to FPGAs, CPLDs has a somewhat restrictive 
architecture with a higher logic-to-interconnect ratio (Fig. 3.15 (a)). Invented in early 
1980s by Freeman (founder of Xilinix), FPGAs has a far more flexible architecture 
that is dominated by interconnects (switch box in Fig. 3.15(b)). This entails a large 
number of embedded memories to be incorporated into the circuits. These features 
give FPGAs advanced capability of “on-the-fly” reconfiguration to field engineers. 
Programmable memory is embedded into the FPGA through either connection 
 
Figure 3.15 Schematics of (a) CPLDs with programmable interconnects in a 
relatively large switch matrix serving nearby logic blocks, and (b) FPGAs consisting 
of an array of switch boxes at the corners surrounding every logic block.   
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box or switch box that are surrounding each logic block (Fig. 3.16). Either of these 
boxes comprises an array of switch points, which in turn consist of four directional 
connecting points that have a total of six possible interconnections.  A pass gate 
transistor controlled by a memory can implement each of these six interconnections. 
Traditionally, this memory can be SRAM, EPROM or EEPROM. Here we will 
discuss how to replace the traditional memory with xFET for programming these 
interconnections.  
The program/erase function in configuration type I is accomplished by employing 
the pFET as the programming arm and the nFET as the erasing arm. Then additional 
pass gate controlled by the xFET cell is needed for interconnection. This can be 
implemented by adding another channel (usually an n-channel for higher performance) 
under the floating gate as illustrated in Fig. 3.17. Charge injection into the floating 
gate can set the pass gate into either normally on state or normally off state depending 
on the charge polarity. The bias conditions for program/erase are listed in Table 3.2. 
Alternatively in configuration type II (Fig. 3.18 and Table 3.2), the nFET can be 
employed as both the programming arm and erasing arm owing to the fact that the 
drain of the nFET can be biased at different voltage for different duration to facilitate a 
 
Figure 3.16 Schematics of how programmable memory is embedded into the FPGA 
circuits through switch boxes and connection boxes.   
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particular type of injected carriers (electrons or holes). Therefore the pFET is saved 
for the pass gate function for interconnection. Compared to type I, type II 
configuration has a much less bulky structure but incurring higher voltage. 
The reconfigurability of xFET lends itself to more advanced silicon technology in 
3D integration, which allows multiple layers of silicon device planes to be integrated 
 
Figure 3.17 Configuration type I for xFET used in programmable logic by adding an 
additional n-channel as pass gate for interconnection. 
Table 3.2 Programming/Erasing table for all xFET contacts in configuration type I. 
 
 
Figure 3.18 Configuration type II for xFET used in programmable logic by 
employing p-channel as pass gate for interconnection. 
Table 3.3 Programming/Erasing table for all contacts in configuration type II. 
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vertically by wafer bonding technology. It helps achieve higher and novel integration 
of different applications (digital, memory, mixed signal etc.)
59. The configuration 
plane consisting of xFETs can be sandwiched between planar device layers to enable 
programmable interconnections between different circuit components made on 
separate wafers.  
3.3  Conclusion 
In summary, we have demonstrated a fully programmable memory device xFET 
that employs bipolar injection for programming and erasure. The device’s cross-
coupling characteristics and charge injection mechanisms that lead to the operation of 
programming/erasing/reading have been investigated through device sub-threshold 
characterizations, as well as detail literature review. The injection efficiency is 
measured by monitoring the change of the back-gated threshold voltage that reveal a 
programming time in nanoseconds during hot electron injection. The unique device 
structure is compact and compatible with silicon-on-insulator CMOS technology and 
is useful for memory applications in data storage, programmable logic and 3D 
reconfigurable integration.  
 
Figure 3.19 Schematics of configurable devices used in 3D integration. 
Configuration plane is inserted to facilitate interconnection between different circuit 
components made on seperate device planes.   
74 
Chapter 4   Back-gate and Top-gate CNFETs 
In chapter 1, we have reviewed the basics of carbon nanotube electronics and 
its application of making field effect transistor (CNFET). In this chapter we will 
continue to demonstrate the technologies of making back-gate and top-gate CNFET, 
as well as a useful technique to investigate its field mediated transport in different 
ambient environment. 
4.1  Back-gate CNFET 
The simplest form of back-gate CNFET is by employing degenerately doped 
substrate as the back-gate (Fig. 4.1). CNT is chemically synthesized by chemical 
 
Figure 4.1 CNFET with degenerately doped substrate employed as the back-gate. 
Metal contacts are lithographically defined on distal ends of carbon nanotube. 
 
Figure 4.2 Transfer characteristics of a CNFET with substrate back-gate. Source-drain 
bias VDS=10 mV.   
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vapor deposition CVD
60,61 (see Appendix F). The device of a nominal gate length of 1 
μm is made on a silicon oxide wafer with source drain metal contacts lithographically 
defined. As-prepared device with palladium contact show p-type characteristics (Fig. 
4.2) in air due to closer band alignment between the metal Fermi level of palladium 
(~5.7 eV) and the nanotube valence band (see Section 1.3.2). The device transfer 
characteristics show a on/off current ratio of more than 10
4, but require a relatively 
large characterization range of gate voltage (-10 V to 10 V) due to a thick (200 nm) 
silicon oxide layer used for gate dielectrics. Ubiquitously, CNFETs show hysteresis in 
the ambient of air—displacement between the transfer curve with gate bias swept from 
higher voltage end (10 V in Fig. 4.2) and the curve with gate bias swept from lower 
voltage end (-10 V in Fig. 4.2). It has been observed that longer the characterization 
time (long integration time in Fig. 4.2) leads to larger the hysteretic window. Detail 
investigations of this effect leave to later section. In general, such device structure 
limits itself for characterization purpose only which is further constrained by 
frequency limitation due to large parasitic contact to substrate capacitance. Any real 
applications will require a transistor structure with local back-gate to address 
individual device.  
To prepare a local back-gate device structure incorporating high temperature 
chemical synthesis of CNT, we need to consider the gate material with appropriate 
melting temperature, such as refractory metals (tungsten, molybdenum, etc.) or silicon. 
In addition to that, the physical barrier of the gate above the planar oxide surface is 
another concern of inhibiting the growth of CNT over the gate. Prior work
62 has 
demonstrated an etch-and-deposit process to allow the surface of embedded tungsten 
back-gate flush with surrounding oxide, albeit employing a very gate oxide on top. 
Here we propose an alternative method to achieve a better planarized surface topology   
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and facilitate the forming of thin gate dielectrics to improve device and even circuit 
integration. 
CMP technology is again adopted here for fabricating back-gate CNFETs on 
planar surface, as in the case of the fabrication of the super-self-aligned BG/DG planar 
transistors in Chapter 2. The goal is to achieve a back-gated structure buried in the 
thermal oxide layer. The location of the back-gate is lithographically defined and then 
etched by means of RIE (reactive ion etching) (Fig. 4.3 (a-b)). Gate material is then 
deposited conformally on  the surface followed by CMP planarization (Fig. 4.3 (c-d)). 
This is called the damascene process in CMP technology. Etching selectivity of the 
polished material against the oxide is a major concern here and only the recipes for 
tungsten and polysilicon are available with high selectivity for this process in the lab 
 
Figure 4.3 Schematics of back-gate CNFET fabricated on a plarnarized surface 
prepared by a CMP damascene process: (a) lithographically patterned photoresist; (b) 
RIE of thermal oxide; (c) conformal deposition of gate material (poly-Si or W); (d) 
CMP planarization; (e) thin gate dielectrics prepared by deposition or thermal 
oxidation (for polysilicon); and (f) chemical synthesis of CNT followed by 
lithographically defining metal contacts.   
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of Cornell Nanoscale Facility. In addition, both materials can survive the following 
high temperature process in the synthesis of CNT. In CNF, gate dielectrics can either 
be prepared by PVD (physical vapor deposition) or be thermally grown depending on 
the gate material used. The goal is to obtain a thin layer of good quality high-k 
dielectrics. If available, ALD (atomic layer deposition) can best satisfy this 
requirement. Finally, the device is completed by carrying out the chemical synthesis of 
CNT and the making of metal contacts defined by lithography (Fig. 4.3 (e-f)).  
Devices of nominal gate length of 500 nm have been fabricated with both 
tungsten and polysilicon gate (Fig. 4.4). The deficiency of this process is the lack of 
alignment of the gate with source/drain metal contact, as can be seen in Fig. 4.4(b). 
Preparing an oversized back-gate can overcome this drawback but with a sacrifice of 
increasing the overlapped capacitance between the back-gate and the source drain 
contact, especially when gate dielectric is thin. Moreover, overlap between the back-
gate and the contacts separated with thin dielectrics can give the back-gate a stronger 
modification of the Schottky barrier at the metal-nanotube contact (Fig. 1.9 (d)) that 
leads to either hole or electron injection (or tunneling).  
 
Figure 4.4 (a) Schematic of the back-gate CNFET and (b) the SEM image of a real 
device.    
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The transfer characteristics of a device employing a misaligned oversized 
polysilicon gate, 100 nm palladium contacts  and 10 nm thermally grown polysilicon 
oxide is shown in Fig. 4.5. Device current level and on/off ratio is similar to that in the 
previous case, but characterization voltage range is largely reduced owing to the thin 
gate dielectrics, which also leads to smaller hysteresis. Ambipolar effect relating to the 
Schottky barrier modification (thinning of barrier) is distinct in this oversized local 
back-gate CNFET. Statistically, we have found ambipolar effects are more prominent 
in the devices with thinner (8-20 nm) gate dieletrics than in those with thicker one 
(100-200 nm) signifying a stronger field modification of the metal-nanotube barrier. 
Furthermore, the voltage gap between hole conduction curve and electron conduction 
curve in transfer characteristics is smaller in the device with thin back-gate 
dielectrics
63  (almost zero gap in Fig. 4.5) than the device with thicker one
64,65. 
However, with proper scaling factor—the gate voltage to electric field ratio—taken 
into account, the difference should be minimized.   
 
 
Figure 4.5 Transfer characteristics of a CNFET with local polysilicon back-gate.   
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4.2  Top-gate CNFET 
With subsequential deposition of gate dielectrics and metal gate on top of 
carbon nanotube, a local top gate for CNFET can also be implemented. This structure 
resembles the conventional MOSFET. Unlike back-gate CNFET, the top-gate device 
has no restriction of the gate material due to a later formation of gate stack after the 
synthesis of CNT and the possibility of fabricating a self-aligned structure. Previously, 
this was achieved by taking advantage of the native oxide of aluminum which is 
employed as the gate
15. A directional e-beam evaporation of contact metal is 
presumably deposited only onto the part of nanotube that is not covered by the gate, 
and discontinue on the gate sidewall. Therefore, this approach requires a thin film of 
 
Figure 4.6 Schematics of fabricating self-aligned top-gate CNFET on silicon oxide 
wafer: (a) chemical synthesis of CNT; (b) blanket deposition of contact metal; (c) 
lithographically patterned photoresist on the contact metal layer; (d) wet etching of 
contact metal in the open window of un-patterned resist; (e) subsequential deposition 
of gate dielectrics and gate metal; and (f) lift-off process of removing photoresist.   
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(6-8 nm) contact metal and thick film (>100 nm) of gate to ensure its success. The 
weakness of this approach is its unreliable separation to prevent short between source 
and drain, the lack of control of the native aluminum oxide, and the restriction of gate 
material to aluminum.  
Another approach to the self-aligned top-gate structure is illustrated in Fig. 4.6. 
Here a blanket deposition of contact metal is carried out right after the synthesis of 
CNT (Fig. 4.6 (a-b)). Then the photoresit is lithographically patterned on the metal 
layer to leave open a window for the channel of the device to be exposed wet chemical 
etch (Fig. 4.6 (c-d)). Because the CNT and photoresist is chemically stable in many 
metal etchers, we assume only the metal in the open area is removed. Subsequently, 
the gate dielectrics and the gate metal are deposited onto the channel area of the CNT 
(Fig. 4.6 (e)) and the device is completed with a final lift-off process (Fig. 4.6 (f)).  
Compared to the commonly used procedure
61, such as in the case of the 
previous section, this process features a cleaner approach to the making of metal-
nanotube contact without being contaminated by photoresist. In addition, the self-
aligned structure can easily be formed without the concerns of potential source-drain 
short and the restriction of gate material.  However, since the wet etch process is not 
well controllable (the dry etch can destroy CNT), there is a potential eat-in of the 
metal part covered under the photoresist and the gap varies from device to device. In 
practice, the self-alignment can still be achieved without being hampered by the 
misalignment from the stepper.  
Devices employing 50 nm-thick Au metal contact and 100 nm-thick Al metal 
gate are fabricated (Fig. 4.7). The transfer characteristics of a device with nominal 
gate length of 1 μm show an excellent on/off current ratio of 10
6 (Fig. 4.8). Like the 
local back-gate CNFET, this device has a very small hysteretic window owing to the 
thin gate dielectric layer, deposited by evaporating a 10-15 nm-thick silicon oxide film   
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(e-beam evaporation). Ambipolar characteristic is statistically less distinct in this type 
of devices than the back-gate CNFETs. This is probably due to the gap between the 
metal-nanotube contact and the gated nanotube channel, which leads to weaker 
modification of metal-nanotube barrier by the gate.  
Because nanotube have been found being very sensitive to ambient chemistry 
that gives rise to the change of the device’s transport characteristics, back-gate 
CNFETs have the advantage over top-gate devices of exposing the carbon nanotube 
 
Figure 4.7 (a) Schematic of the top-gate CNFET and (b) the SEM image of a real 
device.  
 
Figure 4.8 Transfer characteristics of a self-aligned CNFET with local Al top gate.   
82 
channel to ambient for potential sensor applications. In the following section, we will 
investigate the hysteresis in the back-gate CNFET. 
4.3  Ambient Effects in CNFET 
Noise and hysteretic behavior, of carbon nanotube field-effect transistors 
(CNFET), are typically attributed to adsorption of chemical species and/or charge 
species from the ambient
14,66,67,68,69,70,71,72,73,74,75,76,77,78 ,79 ,80. The sensitivity of CNT to 
different chemical species can be attributed to effects of 1) charge transfer that leads to 
doping of CNT, such as K
14, NO2
67,73,74,75,77 , NH3
67,69,73,74 , etc., 2) modification of the 
Schottky barrier at the metal-naotube interface
14, and 3) field mediation from 
polarized adsorbates molecules
72 (polar molecules, such as H2O).  Examples of the 
first effect include electron doping from adsorbate molecules of NH3 and hole doping 
from NO2. Polarity change of transistor (i.e. from p-type to n-type), using polymer PEI 
(polyethylene imine)
69,71,73 with amine group (N-H group) resembles the electron 
doping from NH3 gas molecules.  
4.3.1  The role of O2 
However, the case for O2 molecules is complicated where there are 
controversial arguments on the effect of O2 on CNFET. Experimentally, it has been 
observed that the electronic transport properties of CNT is very sensitive to the 
presence of O2 molecules in the thermoelectric power
66,68,69,78, electric resistance
66, 
and transistor measurements
14,79,80. Theoretical studies have not agreed upon whether 
O2 is chemisorbed
81 on the wall of nanotube where charge transfer is involved, or 
there is only physisorption
82,83,84. However, physisorption cannot account for the 
observations in the above experiments. So for potential charge transfer, the second 
effect
14 points out a possibility at the metal-nanotube interface rather than at the body 
of tube. What becomes more complicated is that the first two effects are convoluted   
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with the third effect in transistor measurements, especially when more than one 
chemical species are in the ambient, for example, H2O and O2. Polar molecules have 
been observed to contribute to the change of capacitance in chemicapacitor
72 and 
hysteresis in transistor
70. By analyzing the transfer characteristics under different 
condition, we can de-convolute these two effects.  
The following experiments are conducted on a device with substrate back-gate 
shown in Fig. 4.1. Transfer characteristics taken in the ambient of air and under 
vacuum both show hysteresis (Fig. 4.9). However, the relative moving of threshold 
voltage and the change of off-current (Fig. 4.9(a)) signifies the difference between the 
two. Assuming N2 in air has no reported effects on CNT, O2 is very likely responsible 
for the changes. This finding is in good agreement with the measurements from other 
research groups on the change direction of threshold voltage affected by oxygen (Fig. 
4.10). From the moving direction of the threshold voltage as well as the change of the 
floor of off-current, we can infer there is either positive charge transfer (on the tube or 
at the metal-nanotube interface), or negative charge cloud surrounding the nanoube 
 
Figure 4.9 Transfer characteristics in (a) log plot and (b) linear plot of a substrate 
back-gate CNFET measured in air, under vacuum, and under vacuum with heat 
treatment (baking at 127 ºC for 15 min before returning to room temperature). 
Source-drain bias VDS=10 mV.   
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upon exposure to air. If the argument of charge transfer in O2 chemisorption is 
untenable, then a possible mechanism is by air ionization
85 at high electric field to 
create negatively charged O2 around the nanotube. A simple calculation of the fringing 
field radiating from the CNT
72, 86 can give a value around 10
6 V/cm, which is high 
enough for gas ionization in air. Still, device in vacuum exhibits significant hysteresis, 
ruling out the possibility of O2 as the culprit of hysteresis. 
4.3.2  The role of H2O 
Controversial opinions
70, 86, 87 have existed on the origin of hysteresis. While 
previous studies in Ref. 85 and 86 only postulated that charge injection into the oxide 
(a) (b)
(c) (d)
 
Figure 4.10 Transfer characteristics of CNFETs employing substrate back-gate 
measured under different ambient conditions in (a) Ref. 14, (b) Ref. 71, (c) Ref. 79, 
and (d) Ref. 80. Measurements of (a) and (d) are carried out under different oxygen 
exposures in vacuum. Experiment in (b) is conducted on a PEI covered (n-type) 
device with curve 1 showing the original state, curve 2 the state after O2 removal by 
UV exposure and curve 3 the state after re-exposed to air. Transfer characteristics in 
(c) were taken during the pumpin from ambient to vacuum 3×10
-6 Torr.   
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traps in well known Si MOS capacitor is responsible for the effect, Kim, et al.
70 has 
systemically investigated the problem in different ambient conditions and claim water 
molecules (and –OH group on silicon oxide surface) as the dominant factor. In modern 
Si microelectronics, charges and traps are classified as
88 1) Si-SiO2 interface-trapped 
charges, 2) oxide trapped charge, 3) fixed oxide charge and 4) mobile ionic charge. 
Because the fixed oxide charge cannot be created and mobile ionic charge causes 
hysteresis in the opposite direction to that observed in carbon nanotube device, they 
are both ruled out as the possible causes. Only interface-trapped charges and oxide 
trapped charge are the remaining possible factors in the oxide to cause the observed 
hysteresis, although interface-trapped charge at the Si-SiO2 interface might not be 
appropriate for the nanotube-SiO2 system. However, there are difficulties in this 
postulation to explain why electron injection occurs in p-channel device without 
indicating avalanche process
86 and the validity of avalanche hot carrier injection
87 in 
device at very low source-drain bias (10 mV). Avalanche process as discussed in 
Section 1.1.3 requires very high reversed bias across the p-n junction near the drain, 
which may not be valid for some CNFETs with large Schottky barrier at the metal-
nanotube junction. In addition, it has been observed that the hysteretic effect depends 
more on the gate bias than the source-drain bias in that the hysteresis is approximately 
the same for different VSD. Moreover, the postulation of oxide trapped charge injection 
alone can’t explain the observations of diminishing hysteresis for devices in the 
conditions of being covered with polymer PMMA
70 (poly (methyl methacrylate)), 
being placed under vacuum for long hour or with heat treatment
70, or employing a 
electrolyte gate
89 . The back-gate CNFETs are structurally different from the 
conventional MOSFET whose channel is covered by the gate and the dielectrics rather 
than being exposed to air. Therefore, the potential factors from the ambient of air 
should be included, such as water molecules. In the experiment shown in Fig. 4.9, we   
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do observe the reducing hysteresis under vacuum by running a very short anneal at 
127 ºC for 15 min to the device. This is a temperature which is typical for H2O bake-
out and is not considered high enough to change the quality of oxide in terms of 
neutralizing the traps (interface traps are neutralized at 450 ºC in hydrogen ambient in 
Si MOS technology ). Adsorbed water molecules are very hard to desorb even under 
high vacuum
90. Complete remvoal requires long back-out time. So there is still 
residual hysteresis for device after only a short heat treatment (Fig. 4.9). Nevertheless, 
this evidence clearly indicates the potential contribution of water molecules to the 
observed hysteresis. When the device was gradually exposed to atmosphere, the earlier 
hysteretic behavior of the device returned. 
Similar phenomena to hysteresis in CNFETs have been observed in surface 
screening on silicon oxide surface in air
91 and in CNT based chemicapacitor
72 under 
exposures to different vapors of polar molecules including H2O. The former argues 
that the surface screening is a universal feature to silicon oxide surface and attributes 
Figure 4.11 Transient characteristics of IDS in back-gate CNFETs with starting 
voltages of (a) VBG= -9V, VDS=900 mV, and (b) VBG=5V, VDS=10 mV. The insect in 
(a) shows the resistance measurement of carbon film versus time under exposure of 
H2O and O2 in Ref. 91.   
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screening charge to the mobile adsorbed charge species and surface water layer. It 
reported that adsorption of H2O significantly affects the intrinsic surface potential 
distribution and reduces the measured potential amplitude in SPM (scanning probe 
microscopy). In the latter study, a rapid capacitance response to the exposure of 
chemical vapors was observed in CNT based chemicapacitance and is completely 
reversible upon removal of the vapors. The high fringing field radiating from the CNT 
can serve as a favorable site for gas adsorption. By conducting transient measurements 
of device source-drain IDS in air, we observed a continuous decay (rise) of current 
when initial gate biased is negative (positive) in Fig. 4.11.  It is clearly that a 
continuous charge screening takes place at the oxide surface to screen out the back-
gate electric field, so the current at either gate bias will move toward the levels at 
VBG=0V. The change of electronic transport properties following the Elovich process 
for adsorption had also been observed in the evaporated carbon film of which the 
resistance rather than current is measured
92 under separate exposure to H2O and O2 
vapors. Such decay was also observed in Ref. 86 for about 50 seconds without further 
explanation. In addition to the decay, the signals appear noisy, indicating a constant 
potential disturb on the carrier transport of CNT. Such disturbance can originate from 
the charging/discharging of traps near the nanotube that can include both mobile 
surface adsorbates and oxide traps. When we repeated the measurements under 
vacuum, a transient current decay disappears due to a reduction in adsorption (Fig. 
4.12). An immediate decrease for the 1
st second indicates possible reorientation or 
surface diffusion of surface-bound water molecules around the nanotube. However, 
the current signal is still noisy. This behavior can be modeled by linking the charging-
discharging currents to the “hopping” of quasi-free charge carriers between localized 
states
93. If the “hopping” of electrons (holes) can keep up with the applied electric 
field, a net polarization is produced but decreases with increasing frequency of the   
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applied field.  In the study of water molecules adsorbed on γ-alumina, Kando et al.
94, 
have attributed relaxation processes to loosely-adsorbed water molecules and surface 
hydroxyl-groups. In a similar manner, Kaneko et al.
95 observed low frequency [5 Hz-
130 kHz] relaxation processes related to the restricted reorientation of water molecules.  
4.3.3  High Frequency Pulsed Measurement 
Previous studies
66, 72, 91, 94, 95 seem to indicate a relatively slow response of 
adsorbed chemical species.  By plotting the transient curve in Fig. 4.11 with a log 
scale in time (Fig. 4.13), we can obtain three time constants along a 10,000 second 
time abscissa. The values of these time constants actually depend on the time range of 
the measurements. And it can range from hundreds of milliseconds to thousands of 
seconds, which are consistent with previously reported results on the relaxation time 
for surface screening charge
91 and the time constant for oxygen 
adsorption/desorption
66. If a measurement can be carried out with the frequency of 
applied field faster than the possible response from the adsorbates, then we should see 
 
Figure 4.12 Transient measurement of IDS in vacuum in the same device upon 
applications of constant voltages VBG= -10V and VDS=10 mV with a log scale in time.   
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much less disturbance. This can be achieved by a high frequency pulsed measurement 
technique.  
The hysteresis is observed to depend mostly on the gate electric field rather 
than source drain bias. Assuming equilibrium is realized at zero gate bias, charge 
redistribution for the adsorbates will take place once an applied gate electric field is 
established. The charge redistribution is taking a relaxation form with certain time 
constants. The high speed pulse measurement is aimed at applying gate bias for a very 
short time to measure the current and returning back to the equilibrium condition (zero 
gate bias) before any response from the ambient starts taking place. So the device 
transport properties are measured at a series of gate pulse. Fig. 4.14 shows the 
schematic of the measurement setup. Applied bias and current response are monitored 
on a digital oscilloscope. Since the current of the device is relatively low (less than 
μA), it is measured on 1MΩ load input on the oscilloscope. A current amplifier is 
sometimes needed to boost the current signal, but limit the frequency range up to 
several MHz. Further frequency limitation is posed by the large metal contacts to 
 
Figure 4.13 Same transient characteristic of IDS to that in Fig. 4.11 (a) with a log 
scale in time.   
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substrate parasitic capacitance in this back-gate device structure. Therefore, current 
pulse width is limited down to 10s of μs.  
With pulse measurement, we find that hysteresis disappears in device transfer 
characteristics with a pulse width of 500 μs (Fig. 4.15) and is reproducible. This is 
under the lowest time constant of millisecond in transient measurement, which 
 
Figure 4.14 Schematic of the high speed pulse measurement setup. 
 
Figure 4.15 Transfer characteristics employing continuous measurements (CM) of 
two integration times (166ms, 16ms) and pulsed measurement (base at 0 V) of 500 μs 
dwell time.   
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indicates the fastest response of the surface mobile adsorbates to applied field is 
limited to milliseconds. Since hot carrier injection can occur in microsecond regime in 
Si MOSFET or floating gate memories, the observed hysteresis is unlikely dominated 
by this mechanism. This finding is consistent with the early measured results of 1/f 
noise in CNT
96. In their studies, Collins et al. have found substantial excessive noise 
above thermal level which can’t be explained within the context of the idealized 
covalently bonded nanotube structures. Their results suggested the importance of 
surface mechanism to the noise generation which is only proportional to the number of 
CNTs in the device.   
The transfer characteristics are obtained by both continuous measurements and 
pulsed measurements. Under continuous measurements, each data point is measured 
and averaged with an integration time (dwell time at each gate bias) is continuously 
swept between –10 V and 10 V. For pulsed measurement, each data point is measured 
for at a discrete number of gate voltage pulses (base at 0 V) sampled within the same 
range. This means the gate voltage always returns to the equilibrium state (0 V) before 
 
Figure 4.16 Transfer characteristics employing continuous measurements (CM) with 
integration time (dwell time) of 100 ms, pulsed measurement with pulse width of 100 
ms, 10 ms, and 0.5 ms.   
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jumping to the next bias value. It is interesting to see that even for the same dwell time, 
100 ms for example in Fig. 4.16, the magnitude of the hysteresis is much less in 
pulsed measurements than in continuous measurements. This is because applied 
voltage takes longer time than the dwell time to go back to the equilibrium state after a 
sweep from 0 V to either positive side or negative side and then back to 0 V. In 
addition, pulsed measurement shows enhanced current drive and better sub-threshold 
slope than the continuous measurement. It also gives reproducible device output 
characteristics, which otherwise cannot not be reliably produced (Fig. 4.17). All these 
indicate that the superior intrinsic transport properties of CNT are best shown in high-
speed pulsed measurement.  
On the other hand, the sweep range of the gate bias can also change the 
magnitude of the hysteresis (Fig. 4.18). The time history of the gate bias has a strong 
impact on hysteresis, which shows accumulative effect of the ambient response to the 
applied field. With a larger gate bias sweep, it takes longer to return to the equilibrium 
condition (i.e. larger hysteresis in Fig. 4.18). This accumulative effect is eliminated in 
pulsed measurements where the gate bias will always return to 0 V after the 
measurement of each data point. Consider first the labeled areas 1 and 2 in Fig. 4.15. 
The shifts in these two regions occur in opposite directions for different gate bias 
 
Figure 4.17 Output characteristics employing 1) continuous measurements, 2) 10 ms 
pulsed measurement and 3) 0.5 ms pulse measurement.   
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sweep directions. If molecular adsorbates are responsible for this shift, the sweep in 
gate voltage starting from a positive bias will lead to a net polarization in one direction 
and in the opposite direction for a negative gate bias. Because of these two opposite 
effects at different polarities of gate bias, sweeping the voltage between positive bias 
and negative bias can lead to the observed hysteresis in the transfer characteristics 
similar to the change of capacitance in carbon nanotube chemicapacitor
72. When these 
two opposite effects are eliminated from both sweeping direction, the intrinsic 
characteristic curve lies in the middle of the hysteresis window.  
4.3.4  Modeling of the Induced Response from Adsorbed Molecules 
The polarizability of molecule kT mol 3 /
2 μ γ γ + =  consists of two parts—the 
intrinsic molecular polarizability γmol and the field induced alignment of dipole 
moment μ in polar molecules
97. The polarization charge ΔQ in chemicapcitor is related 
to a dielectric constant that can be measured as the change of capacitance ΔC. On the 
other hand, for transistor, ΔQ is reflected in the change of threshold voltage ΔVT. ΔVT  
and ΔC are just two faces of the same coin. From the polarization effects in dielectrics, 
we can introduce an ambient mediation field E’ induced upon the applied field E. 
 
Figure 4.18 Transfer characteristics employing continuous measurements (CM) with 
different measurement range of the gate bias.   
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Taking into account the delayed response of adsorbates to applied field and the 
accumulative effect, we have  
where χ(t-t’) is the delayed response coefficient. Eq. (4.1) represents an accumulative 
time history of the response to the applied field E(t’) from minus infinity to current 
time t. The net total field experienced by CNT is Etot(t)=E(t)-E’(t), which means the 
induced field tries to cancel the applied field in screening event.  
The polarization takes on a universal form of relaxation process with decay. In 
dielectrics, this can be modeled by a Debye-type exponential decay function Ф(t) with 
a broad distribution of relaxations times
98: 
where  i τ  represents different time constant and  ) ( i f τ  is the distribution function. The 
response coefficient χ(t) is related to Ф(t) in the form of  t t t ∂ Φ ∂ − = / ) ( ) ( α χ  with α 
being the screening coefficient. Combining Eq. 4.1 and Eq. 4.2, we can model the 
induced mediation field with any form of the applied fields as, 
For CNFET, this function of mediation field is inherent to the modulation of electric 
field by ambient charge species and subsequently manifests itself into the drain current. 
Let’s consider two examples in our experiments—transient and transfer characteristics. 
By assuming the drain current in the form borrowed from the MOSFET in Eq. (1.13), 
we know that when VDS is small, source-drain current IDS is proportional to VG 
(assuming VT is also small) which in turn is proportional to EG. For transient response 
experiment with gate voltage VG(t) taking the step function, IDS takes the form of (See 
Appendix G) 
∫
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I0 is the base current after decay for t >> 0 and I 1 is a fitting parameter. Eq. 4.4 
describes exactly what has been observed in Fig. 4.13 showing transient measurement 
with three time constants. In device transfer characteristics, let’s say, gate voltage VG(t) 
is taking a sweeping function of VG(t)= V0(t/T) for 0<t<T, and VG(t)= V0[(2T-t)/T], for 
T<t<2T with a sweeping cycle  of 2T.  It basically means VG(t) is swept from 0 to V0 
in the first half cycle T and back from V0 to 0 in the next half cycle.  In a complete full 
cycle, the induced potential VG’(t) can be expressed as (See Appendix G for detail 
derivation) 
For fast sweep with T much smaller than any time constant i τ , induced potential 
VG’(2T) in Eq. 4.5 is approaching zero, which implies negligible disturbance from the 
ambient. Since the applied bias VG(2T)= VG(0), CNT sees exactly the same field at 
time t=0 and time t=2T. So the measured current values overlap. Otherwise, the non-
negligible induced potential VG’(t) gives rise to a change in the total voltage VG_tol(t) 
after  VG(t) completes a full cycle, where V G_tot(2T)=VG(2T)-VG’(2T)≠VG_tot(0). The 
change leads to different current values at the same applied gate bias VG(t) and 
produces hysteresis. In Eq. 4.4, the induced potential that is responsible for the 
hysteresis is proportional to V0 and increase monotonically with T. This describes the 
effect that the hysteretic window of the transfer characteristics enlarges with either 
increasing range or slowing speed of the measurement, which is in good agreement 
with the experiment result shown in Fig. 4.18.   
∑ ⎟ ⎟
⎠
⎞
⎜ ⎜
⎝
⎛
− + =
i i
i
t
f I I t I
τ
exp ) ( 1 0 .                     (4.4) 
⎥
⎦
⎤
⎢
⎣
⎡
⎟ ⎟
⎠
⎞
⎜ ⎜
⎝
⎛
− − = ′ ∑
i i
i G
T
f V T V
τ
τ α exp ) ( 1 ) 2 ( 0 .                     (4.5)   
96 
4.3.5  Conclusion 
If the adsorbates really cause the observed effects in back-gate CNFET, then it 
is reasonable to think what happens to device with passivation on top. A good example 
is that the covering of a hydrophobic layer of PMMA on top can successfully remove 
hysteresis. Indeed, hysteresis in top gate device (Fig. 4.8) is generally smaller than its 
counterpart back-gate device (Fig. 4.5).  However, due to the imperfection of 
technology in the lab, there are always gaps in the top gate device that expose part of 
the CNT to air and the gate stack (gate dielectric and metal gate) is formed in a high 
vacuum system without bake-out procedure to remove surface adsorbed water 
molecules. In addition, all of the top gate dielectric used in the experiment is 
evaporated film which is porous and can be full of traps. Therefore, hysteresis cannot 
be excluded in top gate device. In general, it is rather complicated to dissociate a 
variety of factors from each other and to pinpoint the origins of each, when all these 
effects are tangled together. It probably requires a measurement in ultra-high-vacuum 
environment (with sufficient bake-out) and very clean sample preparation on a 
hydrophobic substrate to quantify the magnitude of the effects from different potential 
sources. Despite the difficulties, we can still manage to differentiate between the 
effects originating from different molecules, for example, water and oxygen molecules, 
by changing the ambient conditions of the experiment.  
Based on our observation and peers reports, we have the following remarks: 
1.  Oxygen molecules can cause the moving of device threshold voltage to higher 
value and increase off-state current in CNFET, but do not lead to hysteresis. 
2.  Surface screening charge caused by water molecules is a universal feature to 
silicon oxide that has been observed in different experiments, and typically in 
CNFET, it is a dominant factor to device hysteresis,   
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3.  Noise above thermal level with a 1/f power spectrum and hysteresis can be 
eliminated in CNFET with high speed pulsed measurement which reveals superior 
intrinsic transport properties of CNT. 
On the other hand, this ambient field mediated transport of CNT indicates a 
good potential for sensor application.  
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Chapter 5   A Compact Silicon/Carbon Nanotube 
Integration Systems 
Single-walled carbon nanotube, due to its superior transport properties in 
making transistor, has been investigated for its applications in logic and sensing 
circuits 
19, 62, 99, 100, 101, 102. These include the variously proposed circuit components: 
transistors, capacitors, inductors and sensors made of carbon nanotubes. In silicon 
electronics, integration is extended into the vertical dimension to gain from higher 
integration density, shorter interconnects and the variety of functionality through 
bonding multiple layers of single crystal device planes (Fig. 5.1(a)). The well 
established silicon-based MOS platform provides a robust and high performance 
foundation upon which devices based on other materials of diverse and unique 
characteristics can be built (Fig. 5.1(b)). An appealing approach is to integrate these 
on top of MOS device plane, thus introducing compactness through common areas use 
and shorter interconnectivity. Compact monolithic integration of silicon and nanotube 
transistors is demonstrated for the first time by making an inverter with a p-type 
CNFET placed on top of an n-type MOSFET and sharing a common gate. The 
approach achieves three-dimensional dense integration of these two opposite-polarity 
 
Figure 5.1 (a) Vertical Integration of device planes made on different single crystal 
silicon layers in 3-dimenional hierarchy. (b) Integration of other electronics of novel 
properties on robust silicon based MOS platform.   
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devices. Approaches embodying such a configuration provide schemes for high 
density electronics for novel applications including sensing.  
5.1  Concept of Integration 
As-prepared carbon nanotube field-effect transistors (CNFET), for most of the 
metal electrodes employed, e.g. gold, palladium, etc. exhibit p-type transport. For 
these structures to be useful in logic applications, n-type transistors will also be 
needed to extend the high speed and low power consumption advantages of 
conventional silicon CMOS (complementary-metal-oxide-semiconductor) circuits 
together with the control of placement. Numerous efforts have been reported towards 
n-type transistor—through vacuum annealing
62, 99, 100, employing potassium dopants
62, 
103, 104, polymers
71 or different metal electrodes
102, 105. However, obtaining reliable and 
high performance – high output current, high on/off ratio, ideal sub-threshold swing, 
and low parasitic resistances and capacitances in transistor behavior – continues to be 
a significant obstacle for n-type CNFETs and to a lesser degree for the p-type CNFET. 
An additional issue with CNFETs is the interaction with the ambient adsorbates on 
silicon oxide surface as discussed in Chapter 4. These interactions lead to hysteresis 
and fluctuations of signal that hamper the superior transport in CNT.  
In today’s silicon electronics, one of the limitations is the availability of high 
mobility p-MOSFETs. The use of high mobility (> 10
3 cm
2/Vs) transport in p-type 
CNFETs can be advantageous if it can be integrated with high-performance 
conventional n-type MOSFET. In Fig. 5.2, the CNFET can be integrated on top of 
silicon MOS device with a top-gate, back-gate, or shared common gate structure. In 
the first two configurations, CNFETs are fabricated on top of a thick dielectric layer 
that covers up the topographic variety of the bottom MOS device plane. Two different 
device planes can have their own circuit interconnections with cross talk minimized by   
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the thick dielectric layer.  The back-gate device structure (Fig. 5.2(b)) has additional 
advantage of having the back-gate serve as a ground plane to further reduce signal 
interference. In their previous study
101, Tseng et al. has placed carbon nanotubes on 
top of the nMOS circuit serving for the purpose of device characterization. However, 
the back-gate of CNFET in their configuration is placed on the bottom MOS device 
plane side by side with MOSFETs and separated from the nanotube by a relatively 
thick back-gate oxide, thereby causing no area saving and requiring a large back-gate 
voltage. In a novel integration scheme (Fig. 5.2(c)), the back-gate is merged with the 
MOS transistor gate to enable the most compact configuration. Compared with the 
current planar architecture of CMOS circuits where all devices are congested in a 2D 
single silicon crystal plane, this vertical integration scheme of placing one device on 
top of the other offers a large saving of area and ease of interconnection. Our approach 
employs a novel combination of top-down (lithography) and bottom-up (chemical 
synthesis) that is amenable to future nanoscale device integration. In this work, we 
merge the p-type CNFETs with the n-type MOSFETs employing thin gate dielectrics 
to demonstrate the operation of the logic circuit—an inverter.  
5.2  Integration Process 
Integration of CNFETs on an underlying CMOS circuit requires a flat surface 
for chemical synthesis of nanotubes. CMP technology is again employed in our 
 
Figure 5.2 Integration of CNFET on top of MOS device plane with a (a) top-gate 
structure, (b) back-gate structure, and (c) shared common gate structure.    
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approach for planarization. Here, we demonstrate a process flow for the making of 
inverter consisting of an nMOFET and a p-CNFET.  
In Fig. 5.3 (a), n-channel MOSFET device was fabricated following a 
conventional silicon process employing a 80-100 Å gate oxide. Self-aligned source 
and drain regions are made using As+ ion implantation with a 150 nm polysilicon gate 
mask. Such a structure, as well as the surrounding isolation oxide regions, has 
topography that needs to be planarized for further integration. Flowable dielectric 
material (hydrogen silsesquioxane—a flowable oxide from Dow Corning) was applied 
for the first level planarization (Fig. 5.3 (b)). It has a low dielectric constant, 
 
Figure 5.3 Planarization of MOS device plane: (a) MOS structure, (b) FOx Spun-on, 
(c) CMP planarization, and (d) thin thermal oxidation of polysilicon gate.  
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Figure 5.4 Inver (a) metal via formation and (b) CNT chemical synthesis and 
contact metallization.    
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controlled film thickness, excellent gap filling and low defect density. Spin application 
onto the nMOSFET structures allows a controllable thickness of 5000 to 7000 Å 
depending on spin speed (2000 – 4000 rpm). Curing the flowable oxide at 350 °C 
leads to first-level planarization through oxide reflow, together with improvement in 
oxide quality. Final planarization is achieved through oxide CMP with a thinning-
down of the oxide layer until it is flush with the polysilicon layer thereby facilitating 
the growth of carbon nanotubes over the polysilicon gate in later stage (Fig. 5.3 (c)). A 
thin gate dielectric layer (80-100 Å) for the back-gate CNFET is grown on the 
exposed polysilicon through thermal oxidation (900 °C) (Fig. 5.3 (d)).  Alternatively, a 
thin gate dielectric can be deposited if high-κ material is desired. 
Appropriate metal via made on the drain region is formed for the later circuit 
interconnection (Fig. 5.4 (a)). Chemical synthesis of single walled carbon nanotubes is 
carried out by chemical vapor deposition (CVD) using iron catalyst (See Appendix F). 
A final metallization layer (2000 Å Ti) connects both devices and completes this 
circuit (Fig. 5.4 (d)).  
Shown in Fig. 5.5 is a 3-dimensional schematic of this hybrid inverter in which 
 
Figure 5.5 3-dimensional schematic of an inverter consisting of a p-CNFET on top 
of an nMOSFET.    
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the footprint of this circuit component has been reduced from two transistors in typical 
silicon CMOS circuit down to one. Vdd and Ground of the circuit are connected to the 
source of p-CNFET and nMOSFET respectively. The input voltage is applied to the 
common gate of these two transistors while the output voltage can be extracted from 
the junction connected between them. A scanning electron microscopic image (Fig. 
5.6 (a)) shows the top view of this circuit. Dashed lines delineate the silicon 
nMOSFET active layer. Our circuits are not yet designed in their most compact form 
so it is only for the proof of the concept. Using AFM surface topography, the diameter 
of the carbon nanotubes is measured in the range of 1-2 nm (Fig. 5.6 (b)). At the edge 
of the polysilicon gate area, step-heights of less than 15 nm indicate that good 
planarization is obtained from CMP process, including good uniformity within a range 
of 8 – 15 nm at multiple points across the four inch silicon substrate. 
5.3  Electrical Characteristics 
By connecting these devices electrically, we can characterize the whole logic 
function of the component as well as each individual device.  
 
Figure 5.6 (a) SEM and (b) AFM images of the fabricated inverter.    
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Here we summarize the performance of an inverter consisting of a p-CNFET 
and an nMOSFET. A logic NOT gate turns on one device while keeping the other off. 
Individual device characteristics shown in Fig. 5.7 show that both devices operate in a 
comparable range of gate voltage due to similar thickness of gate dielectric. Stable 
performance in nMOSFET is achieved in this inverter with a relatively low on/off 
current ratio in the CNTFET. The p-CNFET shows some hysteresis and its threshold 
voltage varies from 0.5 V to 1.2 V across 20 different device samples. Some of the 
CNFETs (30-40%) also show ambipolar behavior. Due to the Schottky barrier at the 
metal-nanotube interface, the leakage current is directly related to the barrier height 
and width at the turned-off state (Vg > 0 for p-type device). The metal contact used in 
this device (Ti) has a low work function of 4.3 eV, compared to the work functions of 
most single-walled nanotubes that have a value between 4.6 and 5.05 eV as pointed 
out in Section 1.3.2. Even with the modification of Schottky barrier by oxygen 
molecules to favor hole injection, the line-up of contact Fermi level near the midgap of 
nanotube can still cause appreciable electron injection at the drain side (Fig. 1.9 (d)). 
 
Figure 5.7 Individual transfer characteristics of the nMOSFET and the p-CNFET in 
an inverter. (Vds=10 mV)   
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Such leakage is further worsened by the back-gate when overlapped with the drain as 
discussed in Section 4.2. Therefore devices exhibit multiple properties—from fully-
unipolar (p-type) to ambipolar. And device performance can suffer—low on-current 
and high off-current. The less than ideal on-off current of the CNTFETs in this study 
is not due to the intrinsic properties of carbon nanotube transistors but the extrinsic 
contact problems. This can be improved by using a higher work function metal (such 
as Pd with work function of 5.1 eV) to obtain better p-type transport properties—
reduced contact resistance, higher Ion/Ioff ratio and better threshold swing as have been 
reported
100. 
Non-ideal performance of the CNTFETs is compensated by the stable behavior 
of the nMOSFET such that reasonable circuit behavior can be expected. This can be 
seen on the transfer curve Vin (Vout) of this NOT gate (Fig. 5.8). Measurement of 
output voltage was made as a function of the input voltage applied to the common 
polysilicon gate. The source voltages applied to the nMOSFET and CNFET are 0V 
 
Figure 5.8 Output Voltage versus Input Voltage for an inverter. The operating 
voltage applied is Vdd=3V.  Inverter gain is 4.86 as measured on the slope of the 
dashed line.   
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and 3V respectively. This measurement shows an air-stable operation on an integrated 
inverter made of carbon nanotubes at room temperature without external circuit 
connections and complicated doping techniques. The output voltages of the inverter 
saturating at 2.5V suggests an implied contact resistance of the CNFET on the order of 
200 kΩ with an measurement input load of 1 MΩ. The inverter slope of 4.86 provides 
a sufficient gain for the operation of multistage logic circuits, such as a ring oscillator. 
The inverter operation can also be monitored on oscilloscope that shows traces of 
input signal and output signal (Fig. 5.9). 
The inverter is a fundamental logic element such that the demonstration of its 
operation can lead to its function as a building block for many other logic components, 
such as NOR, NAND and XOR, which can be constructed with a similar manner to 
achieve substantial savings of circuit area. One other typical example is SRAM circuit 
consisting of two inverters, which is area sensitive and its operation doesn’t rely on 
the channel width of the pFET. Both of these features can find good match with this 
novel integration scheme. In Fig, 5.10, we propose a circuit design with two inverters 
constructed by placing one CNT on top of two nMOSFETs so that the whole circuit 
can be assembled on a single slab of silicon active area and the utilization of single 
nanotube can assure the equality between the two pFETs.  
 
Figure 5.9 Inverter operations seen on oscilloscope traces with square wave input 
signal.   
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On the other hand, the unstable behaviors of carbon nanotube originated from 
its sensitivity to the ambient chemistry lend itself to many potential sensor 
applications to which the compactness of this approach and the availability of 
nanotubes on the exposed surface may be of distinct advantages. 
5.4  Summary 
To summarize, we have demonstrated for the first time a novel configuration 
of an important logic gate— NOT gate—by integrating p-type CNFET closely on top 
of nMOSFET sharing a common polysilicon gate in between. The compact scheme 
that is achieved lends itself to the applications of area sensitive circuit, such as SRAM. 
The high output gain of such inverter enables more complicated functions to be 
realized in logic, memory and sensor. The concept of such configuration sets up a new 
path for future integration of MOS technology with novel electronic devices. 
 
(a) 
 
 
(b) 
Figure 5.10 (a) 3-dimensional and (b) cross sectional schematics of SRAM circuit 
utilizing one CNT on top of two nMOSFET to construct two inverter components.   
108 
Appendix 
A.   Modern Electronics History 
When looking back the past 30 years of explosive growth of microelectronics 
industry, we see enormous computing power every person gain benefited by the 
economic scale of the state-of-the-art silicon technology. For about the same money 
we spend on computer chip, we obtain approximately 2 x performance improvement 
every 3 years. Such trend in the industry has been blessed by a magical law named 
after one Intel’s founder Gordon Moore. Moore’s law governs the continuous device 
scaling of complementary metal-oxide-semiconductor (CMOS) technology, a 
predominant technology in microelectronic industry. Device dimension are now well 
below the micrometer (10
-6 m) scale and into the nanometer (10
-9 m) regime. When we 
turn our heads around into the future perspective, we start seeing the end of this road 
in the coming 10-15 years. We, researchers in the universities, as well as peers in the 
industry labs, are more concerned about this looming situation, because we are already 
playing at the limit in this field due to our leading time ahead of industry production. 
Alternative nanotechnologies, as being heralded in the past 5 years to be the coming 
industry revolution, are still far from taking the replacement role like what transistors 
did to vacuum tubes 50 years ago. Although we are only beginning to acquire the 
detailed knowledge of the future nanotechnology, we’ve already started to see the 
“promised land” foreseen by Professor Feynman in his 1959’s talk. In this paper, as 
one of those explorers pioneering into finding this neverland, I will bring you along 
into a small journey to peek at the tip of the iceberg in this whole new world. 
When we start this journey, please keep one thing in mind: there is probably not 
such an exhilarant ending as you will normally see in Hollywood movies, but there is 
definitely some excitement to move you forward. Like those explorers many centuries   
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ago, who were inspired by The Book of Ser Marco Polo concerning the Kingdoms and 
Marvels of the East, we are launching our new journeys into the unknown and 
inevitably will encounter many difficulties: we could get lost, we could meet dead 
ends, we could also see going nowhere. But among all these disappointments, one of 
us, probably like Christopher Columbus, would mistakenly venture into a new 
continent. If that becomes true, all the efforts will be paid off. And the reward to the 
human kinds will be unprecedented. At the beginning of this journey, I would like 
bring you along to review the glorious history of electronics. Now please fasten your 
seat belt. 
My space-time shuttle “Nano-voyager I” will take you back to 1926 through the 
time channel. Here in Germany, on Dr. Julius Lilienfeld’s desk, you will see his 
patented concept of a device which is later called field-effect-transistor (FET). He 
believed that applying a voltage to a poorly conducting material would change its 
conductivity and thereby cause amplification. However, you would be surprised not to 
see a word “transistor” in his notebook. That is because only after 21 years, when the 
concept of a similar device was invented in Bell Labs did people start to coin the word 
“transistor” and it soon became a household name in modern world of electronics. The 
best choice of that poorly conducting material was then discovered to be 
semiconductors, like silicon, germanium etc. What is transistor? Let’s treat it as a 3-
terminal device. When you apply constant voltage between terminal 1 and terminal 2, 
you can change the amount of the current flowing between terminal 1 and 2 by 
adjusting the voltage on terminal 3. The terminal 3 is positioned in between the other 
two terminals and used as an input. The current flowing in between terminal 1 and 2 is 
employed as an output. If the output current is higher than the input current, then we 
can get amplification. That is why in the wireless communication, no matter how weak 
the information-loaded electromagnetic waves propagate in air, once the signal gets   
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picked-up by the antenna of your cell phone and transmitted to a bunch of these 
transistors, you will have enough amplification to hear clearly what the other party 
says. Likewise, in the digital world, if you switch terminal 3 to completely turn on the 
current flow between terminal 1 and 2 and name it code “1”, while on the other hand 
you completely shut it off and name it code “0”, you then have the fundamental codes 
of modern computation and communication. These codes aren’t too much different 
from the on-off signals blinking from the lighthouse for ships in the old days. When 
there comes a clever way of wiring together these transistors, which can individually 
“respond to” the codes, a computer is born. Now you can see how important the 
making of transistors is to our daily life and how big the market it is underpinning. 
However, it really has taken us a long way to put transistor into use of making the 
most brilliant product of human kinds in 20
th century: computer. In our next stop at 
University of Pennsylvania in 1947, “nano-voyager I” will take you to be in front of a 
grotesque monster: ENIAC, the earliest electronic digital computer. Its humungous 
volume occupying a 30-by-30-foot space would have been considered powerless and a 
great waste of resource if you compared it to the computer sitting on your desktop. 
However, it was the supercomputer at that time considering its superior speed over its 
mechanical equivalent (Harvard Mark I) sitting on another campus. Vacuum tube 
triode was the 3-terminal predecessor to transistor. There are 19,000 of them wired in 
it. The commensurate 200 kilowatts electric powers consuming in this monster make 
the gigantic cooling system look helpless in dissipating the heat and cause many 
reliability problems. Even so, it made many great contributions to the Nation during 
the war time for its computation of bombing and firing table. But in peace time, who 
can afford such a monster except government agencies? Even the later models used for 
business would cost about $100,000 in those days. Accompanying the need of 
performance, the battles against the size, the power consumption and the cost became   
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the big three never ending issues along the evolution of electronics, which compel 
people to pursue generation after generation of more compact, less power consumed 
and cheaper product without sacrificing ever increasing performance.  
Let’s go to a place 80 miles north from the campus where ENIAC was sitting – 
Bell Labs. Transistor was reinvented there by three scientists (John Bardeen, William 
Shockley and Walter Brattain) at the same year. Thanks to the coming of electronic 
computer, this time it promised a great potential in the future. Its inevitable mission to 
replace vacuum tube electronics is under way. After the introduction of first transistor 
computer at Bell Labs, the great ENIAC was finally shut-off on October 2
nd, 1955. 
The new generation computer operated at a power of hundreds of watts rather than 
kilowatts. If  we keep traveling 70 miles north from Bell Labs before we are going to 
enter a giant company—IBM, for about the same time Tom Watson Jr., the son of the 
founder of IBM, gave a pocket size transistor radio to his engineer and asked them to 
put transistors into computers. The era of transistor began. It first swept across the 
radio electronics industry and instantly made your bulky grandma vacuum tube radio 
to become obsolete. At first, the cost of transistors was high— $20 each which is more 
then 20 times the price of a vacuum tube. But the desire for its performance was 
irresistible: one transistor can replace the equivalent of 40 vacuum tubes in terms of its 
electric conductivity; its speed was insurmountable for a vacuum tube; its size was 
much smaller and it gave off virtually no heat compared to vacuum tube. The industry 
was blessed. Silicon, the second largest abundant element on earth, soon became the 
choice of the semiconductor in making these transistors not just very good but also 
very cheap. IBM took the lead of bringing the transistor computer into market and 
started its dominance of the model 700 line mainframe computer from 1960s. In order 
to take advantage of economies of scale, companies started to mass-produce   
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transistors. One of them, Texas Instrument made millions by supplying computer 
transistors to IBM. 
The wind of the evolution of electronics started to blow to the west. The trip into 
the wide Wild West is guaranteed to be exciting. We are going to see a milestone in 
the history of information technology—the era of integrated circuits (IC). While you 
might still find trails of cowboys in the old days, this place would soon become the 
cradle of thousands of “cowboy” entrepreneurs creating the boom of future Silicon 
Valley. Our time machine on board is locked-in to 1959. Transistors made of single 
crystal semiconductor materials, sizes of which not much bigger than a thumb pin, 
were individually fused with other components (capacitors, resistors etc.) on circuit 
board. As soon as single crystal semiconductor materials became technologically 
available, the mass production will eventually make them in bulk to lower cost. The 
drive for performance in the industry is everlasting. Market started to post great need 
for computational power. They pushed transistors to “understand blinking signal” 
faster. To achieve that, people made every endeavor to produce smaller circuit 
components and connect them closer. The shrinking size can provide higher speed 
with less power and lower manufacturing cost. People began to wonder what if they 
couldn’t make them smaller—smaller than you can physically handle them to connect 
them closer. And soon came the breaking news: Jack Kilby at Texas Instrument and 
Robert Noyce at Fairchild independently demonstrated they could place all 
components on a single piece of semiconductor material, thereby eliminating the 
trouble of breaking a bulk semiconductor material into making individual transistors 
and fusing them back into circuits. This is IC (integrated circuit)—the evolutionary 
concept that laid down the foundation upon which the future microelectronic industry 
was built. On the surface of this single wafer, you can deposit layers of either metal or 
insulating films and etch them into certain shape to build wires, resistors, capacitors   
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and of course transistors. In other words, circuits can be made at the same time of 
fabricating these components, a process which was later perfected by the lithographic 
technology to print smaller and smaller feature on a single silicon substrate—wafer.  
A year after that, one of the most important inventions in microelectronic industry 
was announced. Again back in Bell Labs in 1960, research led by D. Kahng and M.M 
Atalla reported the first metal-oxide-semiconductor field effect transistor (MOSFET) 
with the same basic concept as that laid on Dr. Lilienfeld’s desk 30 years ago but is 
built on the silicon-silicon oxide technology. Seven years later in 1967, based on the 
same structure, another important device polysilicon floating gate device was 
proposed by Kahng and Sze for its potential memory application. Later in the future, 
these two devices have grown to be the two most important ones in the industry 
largely due their capabilities of being steadily reduced in size with technological 
advancement. Well, let us go back to the west. In 1968, Robert Noyce set off with 
Gordon Moore and Andy Grove to start the legendary company in computer 
industry— Intel in Santa Clara, CA. They were making a new product called 
microprocessor—the brain of computer. Soon you would see the famous Intel chip 
4004 –the first microprocessor—made its debut in 1971. It was made for calculators 
which consisted of 2300 transistors. Its accomplishment led to the development of 
later generation chip to contain more and more transistors to be capable of doing all 
the work of a whole computer. Since the invention of IC, the number of transistors that 
can be placed on single chip doubled every 18 months through innovations in 
technology, shrinking both the size and cost of transistors and doubling the computing 
power. This became known as Moore’s Law. It directed the basic economy of the 
development of microelectronic industry for the next 40 years. From then on, more 
and more transistors were being built on a single chip—from thousands to millions 
and now the number reaches 100 million on Intel Pentium chips. Following such trend   
114 
of economy in the industry, the price of computer power was brought down to an 
affordable level for personal use. Into this history channel, our time-shuttle will bring 
us into the world of personal computers. Those familiar names would just appear in a 
continuous stream: Apple, Microsoft and IBM PC… 
 
As we keep traveling back to present time, things coming up to us become more 
familiar and dazzling to symbolize this booming industry. In front of the evolution of 
Intel chips, we can’t help but be amazed at its achievements. The typical feature size 
of a transistor shrinks from 10s of micron on Intel 4004 chip to 65 nm now on current 
microprocessor. The feature of this continuous scaling of MOSFET allows charge 
transport from terminal 1 to terminal 2 on transistor to be even faster. Subsequently 
these MOSFET can be placed even closer together to make signal transmitted from 
one transistor to another much shorter. Overall the computer is running at a speed 
unheard-of before—3 GHz in comparison to 100 KHz on Intel 4004. Such change 
would be more staggering if you are holding an Intel chip with the size of a quarter-
coin in front of the old ENIAC. Then it is not surprised everything else in this industry 
was trying to move onto silicon wafers one after another to benefit from the triumph of 
scaling. Among them, memory device was the first and has led to the removal of 
magnetic core and magnetic drum memory from your desk into history museum. Soon 
after the invention of IC, memory devices (DRAM and SRAM) built on MOSFET 
were invented. In the past decade, we have witnessed the coming and growing of flash 
memory chip with bigger and bigger memory size without change in its physical size.  
Similarly in other areas, we have seen people putting on wafers imaging device—CCD 
(charge-coupled-device) array, wireless electronics—RFIC, optical components—
solid-state laser, fluidic components—DNA chips and mechanical components—
accelerator for airbags in your car. Some of these technologies are built on wafer of   
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materials other than silicon. But only when things are made on silicon can they fully 
enjoy the economic growth generated by scalable silicon VLSI (very-large-scale-
integration) technology due to its unparallel maturity and market dominance. 
Before peeking into the frontiers of today’s and even future’s electronics, let’s 
take a short trip back to an important historical event that opened a grand vision into 
the future nanotechnology. Once again the time machine is locked-in to 1959. Here at 
California Institute of Technology, we would listen to a talk given by our beloved 
physicist Richard Feynman—“What I want to talk about is the problem of 
manipulating and controlling things on a small scale… I now want to show that there 
is plenty of room… We are not doing it simply because we haven’t yet gotten around 
to it”.  
Our excursion into the frontier is going to be a little bit bumpy. Many areas are 
under construction and might not be well lit. We may also see turmoil. But along the 
way we may sometimes come across an oasis with a bucket of gold buried. Following 
the trend of higher integration, people start thinking about putting everything together 
on a chip— System on Chip. You not just want to have microprocessor chip; you also 
want to add memory storage, wireless electronics, optical components, and even 
fluidic channel if you want to do biochemical analysis etc. This list will continue with 
more and more desired application. You might feel so excited to ask “Is it coming 
soon?” Not yet. Today we still have problem of putting enough memory on the same 
chip with processors, not to mention other incompatible technologies. Majority of the 
computer memory are on a different chip accessed by microprocessor through parallel 
wires. Besides that, the scaling of memory device is on a much slower pace than 
transistor on microprocessor. They require larger footprint on chips than transistor. 
Compared to the current 3GHz microprocessor, the access time of memory—on the 
order of many nanoseconds—make them running breathless behind. This is the first   
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gap. The second gap comes from mass storage device—hard drive. Its access speed is 
even slower. Silicon flash memory, which is again built on MOSFET structure, is a 
potential replacement candidate due to its nonvolatile characteristics—retaining the 
information after power shut-off. But along their typical scaling path, it will take some 
time for them to become cost effective to replace traditional hard drives. And their 
programming/erasing times are 3-6 orders of magnitude larger than their counterparts 
DRAM, SRAM. Research is underway to fight for higher speed. One example is a 4-
terminal xFET shown in my lab with two complementary-MOSFETs crossing each 
other. It provides the highest programming speed in the family of nonvolatile memory, 
comparable to that of DRAM, SRAM. Furthermore, efforts have been taken to achieve 
higher integration—3D integration. Rather than to congest everything in 2-dimension, 
researchers at Cornell among others are moving into the vertical dimension by putting 
different application components on top of each other, often through a wafer bonding 
technology. Voila! What a great idea. However, it doesn’t take long for researchers to 
realize one of the biggest challenges—“heat devil”—the same problem people had 
almost 60 years ago on our first electronic computer ENIAC. 
Not just severe for 3D integration, heat problem is already a killer for 
microprocessor development. From Moore’s Law, power density double at the same 
pace as does transistors density every 18 months. Following this trend, heat dissipation 
becomes a burden for computer chip. The worst-case scenario—the computer chip 
will start melting when you turn on your computer. In the coming 10-15 years, before 
we can continue to exhaust our technology to shrink transistors into its ultimate size, 
power limitation will put a brake on it. Can we limit the growth of consuming power? 
It is not easy when transistors are very small. It implies that the leakage current 
increase when terminal 1 and terminal 2 of the transistor is so close to each other (tens 
of nanometer apart) that terminal 3 of the transistor becomes ineffective to turn off   
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that current. Before things become totally hopeless, there is a trick—placing another 
terminal 4 below terminal 3 and the channel in regular MOSFET structure to help 
clamp down the leakage current. It effectively alleviate the problem to a large extend 
so that continuous scaling of MOSFET can sustain. I will show you later a clever idea 
of how to do so in designing such device.  
Maybe we would finally stumble over these barriers into the next generation. But 
immediately we find ourselves in dealing with matter no bigger than 20 nanometers in 
either side. This makes us feel helpless even with our most advanced fabrication 
technologies. Matter at this scale is no bigger than aggregate of thousands or even 
hundreds of atoms. Properties of these materials become so different from what they 
usually are in bulk. The whole universe in this regime is so intriguing. Can we make 
functional components at this scale? At least we know Mother Nature can—DNA 
being the greatest sample. Nature sometimes gives us unexpected surprise in the form 
of scientific discovery. For example, a molecule named carbon nanotube was 
discovered in 1991 that possess a tubular structure with diameter ranging from 10 
nanometers to less than 1 nanometer. Its electrical property of two forms, metallic and 
semiconducting, holds great potential for applications in electronics. Later I will show 
you an example of using semiconducting nanotube to replace silicon in making new 
transistors. The result is exciting. But those unforeseen characteristics appearing on 
our measurement system make us wonder that we may just begin to touch the physical 
laws governing the matter at nanoscale. In research labs, billions of transistors inside 
those powerful computers are busily running simulation program to understand the 
behavior of this new member of the transistor family. We know that such exquisite 
structure can be cheaply synthesized in the lab without billion-dollar machine and we 
know that device made of it has superior properties. However, on the other hand, we   
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haven’t found a way of placing them or manipulating them in a precise manner to 
produce the utmost complicated computer system.  
The role for carbon nanotube electronics to take the place of silicon electronics 
like what transistor did to vacuum tube in the history is nowhere on the horizon yet. 
Nevertheless, this doesn’t prevent thousands of aspiring scientists to pursue their 
dreams. And finally let me conclude our journey by quoting a saying from a famous 
chemist Kekulé “Let us learn to dream, gentlemen, then perhaps we shall find the 
truth” 
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B.  Capacitive Coupling Voltage of Floating Gate 
From Fig. 1.6(a), we can draw the circuit diagram of stacked-gate memory transistor 
in Fig. B.1.  
The voltage at the floating gate is valued by considering the coupling voltage from VG 
and VDS separately and adding them together: 
Similarly, the voltage at the floating gate of FAMOS is given by considering only the 
coupling voltage from the drain (Fig. B.2): 
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CFG CFS
VFG
VG VDS
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Figure B.1 Circuit diagram of stacked-gate memory transistor. 
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Figure B.2 Circuit diagram of FAMOS.
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C.   Carbon Nanotube Energy Dispersion Relation 
Energy dispersion function for graphene is given by Eq. (1.28): 
In reciprocal space, it follows that ij i i b a πδ 2 = ⋅
r r
 and the basis vectors can be calculated 
as  0 1 / ] ) 3 / 2 ( ) 3 / 2 [( a y x b
r r r
π π + =  and  0 2 / ] ) 3 / 2 ( ) 3 / 2 [( a y x b
r r r
π π − = . With that, the 
first Brillouin zone of graphene reciprocal lattice is defined (Fig. 1.7(b)). Energy at the 
six corners of this Brillouin zone is zero. These corners are referred to as Fermi points. 
For example, the energy of Fermi point 1 (0,  ) 3 3 / 4 0 a π  in Fig. 1.7(b) is zero when 
substituting it in the above equation. Therefore, a simple expression can be derived 
with Taylor expansion of the square root term around this point kF1 as 
where 
2
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= . To evaluate these derivatives individually, we have 
So that equation C.2 can be written as 
By substituting C.3 into C.2, we have the following the energy dispersion function 
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For carbon nanotube, the value of wave vector along tube axis (chosen to be  x k
r
in Fig. 
1.8) can be continuous, while wave vector along roll-up direction (chosen to be in  y k
r
) 
can only take certain quantized values determined by circumferential boundary 
condition  n c k ⋅ = ⋅ π 2
r r
,  ⋅ ⋅ ⋅ = 3 , 2 , 1 n . From general expression of  2 1 a j a i c
r r r
+ = , we have 
Since c
r
is chosen to be in y k
r
, the first term drops and we have n j i a ky π 2 2 / ) ( 3 0 = − ⋅ . 
This boundary condition, combined with the length expression of circumference 
r j i a c π 2 2 / ) ( 3 0 = − =
r
, can be substituted into C.4 to give us 
which is equation (1.29) in Section 1.3.  
  Because the roll-up direction is chosen to be in y k
r
, the carbon nanotube is 
actually a zigzag tube with this condition. However, equation C.6 can still be applied 
to more generalized situation (when c
r
is in arbitrary direction). For zigzag tub, from 
Eq. C.5 we also know i+j=0. Therefore, the following energy dispersion relation is 
good for a zigzag tube: 
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D.  Process flow of the self-aligned back-gate 
1  LOCOS formation  
1.1  MOS Clean wafers; 
1.2  Grow 150Å dry buffer Oxide in MOS Furnace (dry, temp= 950 ºC); 
1.3  Deposit 1000Å Si3N4 using LPCVD MOS Furnace; 
1.4  Coat ARC XHR-16i and PR(620-7i), expose with device active area mask, 
soft bake (temp=90 ºC; time=1 min), develop,hard bake (temp = 115 ºC; 
time=1 min), and check the patterns under microscope; 
1.5  Descum and etch ARC XHR-16i using oxygen plasma for 1min 10sec; 
1.6  Dry etch 1250Å (~30% over etch) Si3N4; 
1.7  Dip in DHF (50:1) to remove the 200 Å buffer oxide; 
1.8  Strip PR using Aura 1000; 
1.9  LOCOS oxidation (dry/wet/dry, thickness=2000-2500 Å, temp=1000 ºC) 
1.10  Remove the oxidized silicon nitride in DHF (50:1) for ~150 Å; 
1.11  Remove Si3N4 in hot H3PO4 at 165 ºC; 
1.12  Remove 200Å buffer silicon oxide in device active area using DHF (50:1); 
2  Back-gate formation 
2.1  MOS Clean the wafers; 
2.2  Grow 110Å back-gate oxide (dry thermal oxide, temp=950 ºC ); 
2.3  Deposit 1000 Å polysilicon using LPCVD; 
2.4  Deposit 500 Å silicon oxide (LPCVD or PECVD GSI); 
2.5  Coat ARC XHR-16i and PR(620-7i), expose with back-gate mask, soft bake 
(temp=90 ºC; time=1 min), develop, and check the patterns under 
microscope, hardback (temp=115 ºC, time=1 min); 
2.6  Descum and etch ARC XHR-16i using oxygen plasma for 1min 10sec   
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2.7  Anisotropic dry etch 750 Å (30% over etch) silicon oxide and strip PR using 
Aura1000; 
2.8  Anisotropic dry etch 1300 Å (30% over etch) poly-Si with oxide mask using 
PT 720; 
3  Bonding process 
3.1  Deposit 1 μm SiO2 on the wafers (LTO Oxide); 
3.2  Planarize the wafers using CMP (oxide recipe), and keep the final thickness 
of 4000 Å); 
3.3  Implant H
2+ ions  (energy=160 keV, dose=3×10
16cm
-2); 
3.4  Grow 500Å oxide on new handle wafer ( furnace thermal oxide); 
3.5  Bond these two wafers in wafer bonder EV 501 (temp=Room Temp) ; 
3.6  Anneal at 250 ºC 10hrs + 450deg 30min in wafer bonder (Exfoliation) ; 
3.7  Detach two wafers; 
3.8  Polish the surface using CMP (oxide recipe), with LOCOS serving as the 
etch stop; 
3.9  Measure the SOI layer thickness and check with SEM for cross sectional 
image of the structure; 
4  Front gate formation 
4.1  MOS Clean the wafers; 
4.2  Grow 80-110Å front-gate thermal oxide (temp=950 ºC); 
4.3  Deposit 1300 Å poly-Si using LPCVD furnace; 
4.4  Deposit 1000 Å Si oxide using LPCVD (LTO Furnace); 
4.5  Deposit 1500Å Si3N4 MOS Area; 
4.6   Coat ARC XHR-16i and PR(620-7i), expose with front-gate mask, soft 
bake (temp=90 ºC; time=1 min), develop, and check the patterns under 
microscope, hardback (temp=115 ºC, time=1 min);   
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4.7  Descum and etch ARC XHR-16i using oxygen plasma for 1min 10sec; 
4.8  Anisotropic dry etch 1900Å (~30% over etch) Si3N4 ; 
4.9  Anisotropic dry etch 1300Å (~30% over etch) SiO2  
4.10  Strip PR (Aura 1000) and check with SEM for cross sectional image of the 
structure; 
4.11  Anisotropic dry etch 1600Å (~30% over etch) front-gate poly-Si and check 
with SEM for cross sectional image of the structure; 
4.12   Anisotropic dry etch 140Å (~30% over etch) front-gate oxide; 
5  SiO2  spacer and and Si3N4 spacer formation  
5.1  Deposit 500Å SiO2 (LPCVD); 
5.2  Anisotropic dry etch 500 Å SiO2 to form SiO2 spacer, and check with SEM 
for cross sectional image of the structure; 
5.3  Anisotropic dry etch SOI layer (~1000 Å) using PT720, and check with 
SEM for cross sectional image of the structure; 
5.4  Anisotropic dry etch 130Å (~30% over etch) back-gate oxide; 
5.5  Depositing 500Å Si3N4 (LPCVD furnace); 
5.6  Anisotropic dry etch 700Å (~30% over etch) Si3N4 to form Si3N4 spacer; 
5.7  Anisotropic dry etch 1300Å (~30% over etch) back-gate poly-Si (PT720), 
and check with SEM for cross sectional image of the structure; 
6  Back-gate oxidation  
6.1  Oxidize back-gate at 950 ºC (thickness depends upon the recess desired), 
and check with SEM for cross sectional image of the structure; 
6.2  Remove SiON (oxidized nitride)  DHF (50:1) for 10 sec; 
6.3  Remove Si3N4 in hot H3PO4 at 165 ºC; 
7  Source/Drain formation    
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7.1  MOS clean the wafers, with application of DHF (50:1) for 10-15 sec to 
remove the native oxide; 
7.2  Deposit 4000 Å of doped (n+/p+) poly-Si (LPCVD furnace); 
7.3  CMP (polysilicon recipe) ~3000-3500 Å poly-Si to separate S/D, and check 
with SEM for cross sectional image of the structure; 
7.4  Deposit 500 Å silicon oxide (LPCVD or PECVD GSI); 
7.5  Coat ARC XHR-16i and PR(620-7i), expose with S/D mask to define 
source/drain region, soft bake (temp=90 ºC; time=1 min), develop, and 
check the patterns under microscope, hardback (temp=115 ºC, time=1 min); 
7.6  Descum and etch ARC XHR-16i using oxygen plasma for 1min 10sec 
7.7  Anisotropic dry etch 750 Å (30% over etch) silicon oxide and strip PR using 
Aura1000; 
7.8  Anisotropic dry etch 1300 Å (30% over etch) poly-Si with oxide mask using 
PT 720; 
 
8  S/D Diffusion 
8.1  Anneal at 900 ºC in RTA furnace for 1 min, and check big device I-V 
characteristics  (Nitrogen Ambient); 
8.2  Anneal at 900 ºC in MOS furnace for 30 min, and check big device I-V 
characteristics  (Nitrogen Ambient); 
8.3  Repeat step 8.2 if necessary; 
 
9  Opening contact for front-gate and S/D regions 
9.1  Coat ARC XHR-16i and PR(620-7i), expose with front-gate and S/D 
contact mask, soft bake (temp=90 ºC; time=1 min), develop, and check the 
patterns under microscope, hardback (temp=115 ºC, time=1 min);   
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9.2  Descum and etch ARC XHR-16i using oxygen plasma for 1min 10sec 
9.3  Anisotropic dry etch 750 Å (30% over etch) silicon oxide and check under 
probe station for big contact openings; 
9.4  strip PR using Aura1000; 
10  Opening contact for back-gate 
10.1  Coat ARC XHR-16i and PR(620-7i), expose with back-gate contact mask, 
soft bake (temp=90 ºC; time=1 min), develop, and check the patterns under 
microscope, hardback (temp=115 ºC, time=1 min); 
10.2  Descum and etch ARC XHR-16i using oxygen plasma for 1min 10sec 
10.3  Anisotropic dry etch 3450 Å (2700 Å LOCOS + 750 Å deposited oxide) 
silicon oxide and check under probe station for big contact openings; 
10.4  Strip PR using Aura1000; 
 
11  Metallization 
11.1  Clean the wafers, and using DHF (50:1) for 10sec to remove the native 
oxide;  
11.2  Coat PR(890-11i), expose with metal mask, soft bake (temp=90 ºC; time=1 
min), develop, and check the patterns under microscope, hardback 
(temp=115 ºC, time=1 min); 
11.3  Descum using oxygen plasma for 15 sec 
11.4  Evaporate 3000 Å aluminum, and lift-off in PR stripper 1165 (microposit 
remover); 
11.5  Metal annealing at 400 ºC for 1 hour.  
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E. Carrier  Mobility  Extraction 
Carrier mobility at low field transport can be derived from Ohm’s Law:  
where  σ is the conductivity, L the channel length, W the channel width, and tsi 
inversion layer thickness. Sheet charge model is used in this equation assuming no 
potential drop across the inversion layer and a constant conductivity σ. For carrier 
density n, electronic charge q and total charge Q, we have si eff eff LWt Q nq / μ μ σ = = . 
By substituting this expression into Eq. E.1, we have 
Both charge Q and Id are measurable parameters and are functions of gate voltage VG, 
where Q can be obtained by the integral of∫ G G dV V C ) ( . We finally have expression of 
equation 2.5:  
 
Figure E.1 Capacitance versus voltage curves (C-V plot) of front channel and back 
channel, measured on a long channel n-FET with dimension of L=100 μm, W=50 μm. 
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For constant Vd,  Id(VG) is the transfer curves taken from Agilent semiconductor 
parameter analyzer 4156C. C(VG) is taken from the C-V plot measured by HP 4275A 
LCR meter (Fig. E.1). Here we simplify R as the channel resistance without taking 
into account the contact resistance and other parasitic resistances
44. Therefore, channel 
resistance R is overestimated from Vd/Id that includes other components.  
  Another simple method of extracting mobility can be derived from the long 
channel current expression at low VDS. This is the equation 1.13 for device in linear 
region. By differentiating VG in Eq. 1.13, we have: 
The measurable capacitance from C-V plot is C=CoxWL, so the mobility expression is: 
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F.  Chemical Synthesis of CNT 
The chemical synthesis of carbon nanotubes is carried out by using methane 
based or ethylene based CVD. A widely used recipe is originally developed by Dai 
Group at Stanford University
60,61 using methane based CVD. In this recipe, a liquid 
phase catalyst is adopted by mixing Fe(NO3)3 9H2O, MoO2(acac)2 and alumina 
nanoparticles. Fe is the active element that catalyzes the decomposition of methane 
vapor molecules at high temperture. The size of alumina nanoparticles determine the 
size (diameter) of the tube. Another method of obtaining Fe nanoparticles is through e-
beam evaporation of a very thin (~3Å) Fe film. This film is discontiuous and 
disaggregate into forming naonodots at high temperature due to surface energy 
minimization. Since the second method provides a much more convenient and cleaner 
way to sample prepartion, it is mostly adopted in this thesis work.  
1.  Methane Based CVD Process 
a)  Increasing furnace temperature to 900-1000ºC in an argon flowing 
environment;  
b)  Switching gas flow from argon to methane with a flowing rate of 1000 
mL/min; 
c)  Maintaining the flowing rate at the stabilized temperature for 6-10 min to 
grow CNT; 
d)  Switching the gas flow back to argon and cooling down the furnace to room 
temperature.  
2.  Ethylene Based CVD Process 
a)  Increasing furnace temperature to 700ºC in an argon flowing (0.8 sccm) 
environment and stabilizing; (Ar) 
b)  Adding the flow of hydrogen gas (0.15 sccm) to the furnace for 10 min; 
(Ar+H2)    
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c)  Adding the flow of ethylene gas (5.5 sccm) to the furnace at the stabilized 
temperature for 6-10 min to grow CNT; (Ar+H2+C2H4) 
d)  Switching off the flow of hydrogen and ethylene and leaving the flow of 
argon while cooling down the furnace to room temperature. (Ar)   
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G. Field  Mediated  Transport of CNFET 
Given the expression of induced field in Eq. 4.3, 
we can model the induced response of surface mobile adsorbates to the applied field 
and its effect on the transport of the CNFET.  
  In transient measurment, the applied field follows a step funciton of E(t)=E0, 
for t>0. and E(t)=0, for t<0.  Eq. G.1 becomes 
Since the total field forced onto the CNT is Etot(t)=E(t)-E’(t), we have 
α is the screening coefficient with value 0<α<1. At t=0,  Etot(t)= E 0, considering 
∑f(τi)=1. This means the induced response hasn’t started. At t >> 0, Etot(t)→ (1-α)E0, 
which means, Etot(t) decays down to a value that induced field screen out α part of the 
applied field. Assuming the device current expression follows the Eq. 1.13 for 
MOSFET when VDS is small, then we have the approximation of IDS(t)∝VG(t)∝EG(t). 
So the drain current takes on a similar form of decay in Eq. G.3, 
I0 is the floor current after decay and I1 is a fitting parameter. 
  In measuring device transfer characteristics, the applied field takes on a 
sweeping function as shown in Fig. G.1. Assuming a sweeping cycle of 2T, VG(t)= 
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V0(t/T) for 0≤t≤T, and V G(t)= V0[2-(t/T)], for T≤t≤2T. Since VG(t)∝EG(t),  Induced 
potential VG’(t) in place of induced field in Eq. G.1 can be expressed as: 
for 0≤ t ≤ T, 
and for T ≤ t ≤ 2T, 
Induced potential VG(t) indicates the magnitude of the response from the ambient 
adsorbates to the applied field, which gives rise to the hysteresis. In a complete cycle 
of the sweep for t = 2T , the magnitude of the induced potential is  
t
V
V0
T 2T
 
Figure G.1 A simplified gate voltage function employed in measuring device transfer 
characteristics. In reality, a series of steps is incorporated to illustrate the dwell time 
in measuring each data point. 
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Qualitatively, it describes that the hysteresis (manifested in VG’(t)) increases with 
measurement range (V0 ) and decreases with measurement speed (manifested in T ). 
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